Clique partitioning based integrated architecture synthesis for VLSI chips

Jer Min Jou, Shiann Rong Kuang, Ren-Der Chen

研究成果: Conference contribution

3 引文 斯高帕斯(Scopus)

摘要

The tasks as module selection, scheduling and allocation involved in the architecture synthesis problem of VLSI chips are tightly interdependent. Simultaneous optimization of these tasks is necessary for the global solution of a design. In this paper, we present a new graph model for the integrated architecture synthesis problem of VLSI chips and then formulate the problem as a partial clique partition problem and solve it globally using a heuristic. We have tested our approach using examples from the literature and experimental results show that our approach is better then or as good as other published approaches.

原文English
主出版物標題1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Proceedings of Technical Papers
發行者Institute of Electrical and Electronics Engineers Inc.
頁面58-62
頁數5
ISBN(電子)0780309782
DOIs
出版狀態Published - 1993 一月 1
事件1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Taipei, Taiwan
持續時間: 1993 五月 121993 五月 14

出版系列

名字International Symposium on VLSI Technology, Systems, and Applications, Proceedings
ISSN(列印)1930-8868

Conference

Conference1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993
國家Taiwan
城市Taipei
期間93-05-1293-05-14

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

指紋 深入研究「Clique partitioning based integrated architecture synthesis for VLSI chips」主題。共同形成了獨特的指紋。

  • 引用此

    Jou, J. M., Kuang, S. R., & Chen, R-D. (1993). Clique partitioning based integrated architecture synthesis for VLSI chips. 於 1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Proceedings of Technical Papers (頁 58-62). [263627] (International Symposium on VLSI Technology, Systems, and Applications, Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VTSA.1993.263627