This paper presents a novel low-power logic family, called asynchronous fine-grain power-gated logic (AFPL). Each pipeline stage in the AFPL circuit is comprised of efficient charge recovery logic (ECRL) gates, which implement the logic function of the stage, and a handshake controller, which handles handshaking with the neighboring stages and provides power to the ECRL gates. In the AFPL circuit, ECRL gates acquire power and become active only when performing useful computations, and idle ECRL gates are not powered and thus have negligible leakage power dissipation. The partial charge reuse (PCR) mechanism can be incorporated in the AFPL circuit. With the PCR mechanism, part of the charge on the output nodes of an ECRL gate entering the discharge phase can be reused to charge the output nodes of another ECRL gate about to evaluate, reducing the energy dissipation required to complete the evaluation of an ECRL gate. Moreover, AFPL-PCR adopts an enhanced C-element, called C *-element, in its handshake controllers such that an ECRL gate in AFPL-PCR can enter the sleep mode early once its output has been received by the downstream pipeline stage. To mitigate the hardware overhead of the AFPL circuit, two techniques of circuit simplification have been developed.
|頁（從 - 到）||1143-1153|
|期刊||IEEE Transactions on Very Large Scale Integration (VLSI) Systems|
|出版狀態||Published - 2013 一月 1|
All Science Journal Classification (ASJC) codes
- Hardware and Architecture
- Electrical and Electronic Engineering