A novel high speed Chinese abacus multiplier

Yi Chieh Lin, Chien Hung Lin, Zi Yi Zhao, Yu Zhi Xie, Yen Ju Chen, Shu-chung Yi

研究成果: Conference contribution

1 引文 斯高帕斯(Scopus)

摘要

In this paper, a novel Chinese abacus multiplier is presented. The architecture of a 4-bit multiplier is demonstrated. The simulation results of our work are compared with the 4-bit Braun array multiplier. The 0.35μm and 0.18μm TSMC CMOS technologies are used in the simulation. The delay time of the abacus multiplier is at least 63% less than that of Braun array multiplier for 0.18μm technology. The power consumption of the abacus multiplier is about 51% less than that of Braun array multiplier for 0.18μm technology.

原文English
主出版物標題IMECS 2007 - International MultiConference of Engineers and Computer Scientists 2007
頁面510-513
頁數4
出版狀態Published - 2007 十二月 1
事件International MultiConference of Engineers and Computer Scientists 2007, IMECS 2007 - Kowloon, Hong Kong
持續時間: 2007 三月 212007 三月 23

Other

OtherInternational MultiConference of Engineers and Computer Scientists 2007, IMECS 2007
國家Hong Kong
城市Kowloon
期間07-03-2107-03-23

All Science Journal Classification (ASJC) codes

  • Computer Science (miscellaneous)

指紋 深入研究「A novel high speed Chinese abacus multiplier」主題。共同形成了獨特的指紋。

引用此