A low voltage four-quadrant CMOS analogue multiplier

Zhi-Ming Lin; C. H. Huang

doi:10.1109/ICECS.1999.814415

A low voltage four-quadrant CMOS analogue multiplier

Zhi-Ming Lin, C. H. Huang

資訊工程學系

研究成果: Conference contribution

摘要

A four-quadrant CMOS analogue multiplier is presented. Experimental results show that the multiplier has a dynamic input range, exceeding 60% of the power supply voltage (±0.5 V), and the linearity error is less than 0.07% at the maximum input range. The simulated maximum power dissipation for the multiplier is 2.83 mW.

原文	English
主出版物標題	Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems
發行者	Institute of Electrical and Electronics Engineers Inc.
頁面	1333-1335
頁數	3
ISBN（電子）	0780356829
DOIs	https://doi.org/10.1109/ICECS.1999.814415
出版狀態	Published - 1999 一月 1
事件	6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999 - Pafos, Cyprus 持續時間: 1999 九月 5 → 1999 九月 8

出版系列

名字	Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
卷	3

Other

Other	6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999
國家	Cyprus
城市	Pafos
期間	99-09-05 → 99-09-08

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

存取文件

10.1109/ICECS.1999.814415

指紋深入研究「A low voltage four-quadrant CMOS analogue multiplier」主題。共同形成了獨特的指紋。

引用此

Lin, Z-M., & Huang, C. H. (1999). A low voltage four-quadrant CMOS analogue multiplier. 於 Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems (頁 1333-1335). [814415] (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems; 卷 3). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICECS.1999.814415

@inproceedings{13f3eeec31804fe68c82f3dde12f3608,

title = "A low voltage four-quadrant CMOS analogue multiplier",

abstract = "A four-quadrant CMOS analogue multiplier is presented. Experimental results show that the multiplier has a dynamic input range, exceeding 60% of the power supply voltage (±0.5 V), and the linearity error is less than 0.07% at the maximum input range. The simulated maximum power dissipation for the multiplier is 2.83 mW.",

author = "Zhi-Ming Lin and Huang, {C. H.}",

year = "1999",

month = jan,

day = "1",

doi = "10.1109/ICECS.1999.814415",

language = "English",

series = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1333--1335",

booktitle = "Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems",

address = "United States",

note = "6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999 ; Conference date: 05-09-1999 Through 08-09-1999",

}

Lin, Z-M & Huang, CH 1999, A low voltage four-quadrant CMOS analogue multiplier. 於 Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems., 814415, Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 卷 3, Institute of Electrical and Electronics Engineers Inc., 頁 1333-1335, 6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999, Pafos, Cyprus, 99-09-05. https://doi.org/10.1109/ICECS.1999.814415

A low voltage four-quadrant CMOS analogue multiplier. / Lin, Zhi-Ming; Huang, C. H.

Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems. Institute of Electrical and Electronics Engineers Inc., 1999. p. 1333-1335 814415 (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems; 卷 3).

研究成果: Conference contribution

TY - GEN

T1 - A low voltage four-quadrant CMOS analogue multiplier

AU - Lin, Zhi-Ming

AU - Huang, C. H.

PY - 1999/1/1

Y1 - 1999/1/1

N2 - A four-quadrant CMOS analogue multiplier is presented. Experimental results show that the multiplier has a dynamic input range, exceeding 60% of the power supply voltage (±0.5 V), and the linearity error is less than 0.07% at the maximum input range. The simulated maximum power dissipation for the multiplier is 2.83 mW.

AB - A four-quadrant CMOS analogue multiplier is presented. Experimental results show that the multiplier has a dynamic input range, exceeding 60% of the power supply voltage (±0.5 V), and the linearity error is less than 0.07% at the maximum input range. The simulated maximum power dissipation for the multiplier is 2.83 mW.

UR - http://www.scopus.com/inward/record.url?scp=84940380956&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84940380956&partnerID=8YFLogxK

U2 - 10.1109/ICECS.1999.814415

DO - 10.1109/ICECS.1999.814415

M3 - Conference contribution

AN - SCOPUS:84940380956

T3 - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

SP - 1333

EP - 1335

BT - Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999

Y2 - 5 September 1999 through 8 September 1999

ER -

Lin Z-M, Huang CH. A low voltage four-quadrant CMOS analogue multiplier. 於 Proceedings of ICECS 1999 - 6th IEEE International Conference on Electronics, Circuits and Systems. Institute of Electrical and Electronics Engineers Inc. 1999. p. 1333-1335. 814415. (Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems). https://doi.org/10.1109/ICECS.1999.814415