A 20GHz CMOS RF down-converter with an on-chip antenna

Yu Su, Jau Jr Lin, K. O. Kenneth

研究成果: Conference article同行評審


Using a 20GHz down-converter fabricated in a 0.13μm CMOS process, this paper demonstrates the feasibility of a pair of ICs with on-chip antennas communicating over free space. The circuit achieves 9dB conversion gain and 6.6dB SSB NF while consuming 12.8mW from a 1.5V supply.

頁(從 - 到)216-217
期刊Digest of Technical Papers - IEEE International Solid-State Circuits Conference
出版狀態Published - 2005 十二月 6
事件2005 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States
持續時間: 2005 二月 62005 二月 10

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

指紋 深入研究「A 20GHz CMOS RF down-converter with an on-chip antenna」主題。共同形成了獨特的指紋。