VLSI implementation of a DWT architecture

Tinku Acharya, Po Yueh Chen

Research output: Contribution to journalConference articlepeer-review

19 Citations (Scopus)


In this paper, we presented the VLSI implementation and the simulation results of a systolic architecture for Discrete Wavelet Transform (DWT). This architecture is suitable for both decomposition and reconstruction of signals. The hardware utilization of the architecture is 100% unlike many other existing solutions in the literature.

Original languageEnglish
Pages (from-to)272-275
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Publication statusPublished - 1998 Jan 1
EventProceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, USA
Duration: 1998 May 311998 Jun 3

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'VLSI implementation of a DWT architecture'. Together they form a unique fingerprint.

Cite this