Three-transistor DRAM-based content addressable memory design for reliability and area efficiency

Wei Ning Hsu; Tsu Hsin Wu; Tsung Chu Huang

doi:10.1109/MTDT.2009.17

Three-transistor DRAM-based content addressable memory design for reliability and area efficiency

Wei Ning Hsu, Tsu Hsin Wu, Tsung Chu Huang

Department of Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Content addressable memory is widely used in communication network, inference machine and cache system. In this paper a three-transistor DRAM-based content addressable memory cell design is proposed based on the Berger and m-out-of-n codes. The coding cannot only approve to reduce the redundant transistors but also provide a totally self-check for refresh and error detection mechanism for reliability. A novel Berger invert code is presented for improve the dependability for about 21% and information energy for 25%. From a variety of postlayout SPICE simulations, the search-match delay time cab be controlled under typical DRAM-based CAM level and the area efficient can be improved by almost double.

Original language	English
Title of host publication	Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009
Pages	38-43
Number of pages	6
DOIs	https://doi.org/10.1109/MTDT.2009.17
Publication status	Published - 2009 Dec 25
Event	2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009 - Hsinchu, Taiwan Duration: 2009 Aug 31 → 2009 Sep 2

Publication series

Name	Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009

Other

Other	2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009
Country	Taiwan
City	Hsinchu
Period	09-08-31 → 09-09-02

Fingerprint

All Science Journal Classification (ASJC) codes

Computational Theory and Mathematics
Computer Science Applications
Hardware and Architecture
Electrical and Electronic Engineering

Cite this

Hsu, W. N., Wu, T. H., & Huang, T. C. (2009). Three-transistor DRAM-based content addressable memory design for reliability and area efficiency. In Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009 (pp. 38-43). [5279829] (Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009). https://doi.org/10.1109/MTDT.2009.17

Hsu, Wei Ning ; Wu, Tsu Hsin ; Huang, Tsung Chu. / Three-transistor DRAM-based content addressable memory design for reliability and area efficiency. Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009. 2009. pp. 38-43 (Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009).

@inproceedings{18b90c66764b4765b7b2424e727574fd,

title = "Three-transistor DRAM-based content addressable memory design for reliability and area efficiency",

abstract = "Content addressable memory is widely used in communication network, inference machine and cache system. In this paper a three-transistor DRAM-based content addressable memory cell design is proposed based on the Berger and m-out-of-n codes. The coding cannot only approve to reduce the redundant transistors but also provide a totally self-check for refresh and error detection mechanism for reliability. A novel Berger invert code is presented for improve the dependability for about 21% and information energy for 25%. From a variety of postlayout SPICE simulations, the search-match delay time cab be controlled under typical DRAM-based CAM level and the area efficient can be improved by almost double.",

author = "Hsu, {Wei Ning} and Wu, {Tsu Hsin} and Huang, {Tsung Chu}",

year = "2009",

month = dec

day = "25",

doi = "10.1109/MTDT.2009.17",

language = "English",

isbn = "9780769537979",

series = "Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009",

pages = "38--43",

booktitle = "Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009",

note = "2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009 ; Conference date: 31-08-2009 Through 02-09-2009",

}

Hsu, WN, Wu, TH & Huang, TC 2009, Three-transistor DRAM-based content addressable memory design for reliability and area efficiency. in Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009., 5279829, Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009, pp. 38-43, 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009, Hsinchu, Taiwan, 09-08-31. https://doi.org/10.1109/MTDT.2009.17

Three-transistor DRAM-based content addressable memory design for reliability and area efficiency. / Hsu, Wei Ning; Wu, Tsu Hsin; Huang, Tsung Chu.

Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009. 2009. p. 38-43 5279829 (Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Three-transistor DRAM-based content addressable memory design for reliability and area efficiency

AU - Hsu, Wei Ning

AU - Wu, Tsu Hsin

AU - Huang, Tsung Chu

PY - 2009/12/25

Y1 - 2009/12/25

N2 - Content addressable memory is widely used in communication network, inference machine and cache system. In this paper a three-transistor DRAM-based content addressable memory cell design is proposed based on the Berger and m-out-of-n codes. The coding cannot only approve to reduce the redundant transistors but also provide a totally self-check for refresh and error detection mechanism for reliability. A novel Berger invert code is presented for improve the dependability for about 21% and information energy for 25%. From a variety of postlayout SPICE simulations, the search-match delay time cab be controlled under typical DRAM-based CAM level and the area efficient can be improved by almost double.

AB - Content addressable memory is widely used in communication network, inference machine and cache system. In this paper a three-transistor DRAM-based content addressable memory cell design is proposed based on the Berger and m-out-of-n codes. The coding cannot only approve to reduce the redundant transistors but also provide a totally self-check for refresh and error detection mechanism for reliability. A novel Berger invert code is presented for improve the dependability for about 21% and information energy for 25%. From a variety of postlayout SPICE simulations, the search-match delay time cab be controlled under typical DRAM-based CAM level and the area efficient can be improved by almost double.

UR - http://www.scopus.com/inward/record.url?scp=72349088260&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=72349088260&partnerID=8YFLogxK

U2 - 10.1109/MTDT.2009.17

DO - 10.1109/MTDT.2009.17

M3 - Conference contribution

AN - SCOPUS:72349088260

SN - 9780769537979

T3 - Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009

SP - 38

EP - 43

BT - Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009

T2 - 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009

Y2 - 31 August 2009 through 2 September 2009

ER -

Hsu WN, Wu TH, Huang TC. Three-transistor DRAM-based content addressable memory design for reliability and area efficiency. In Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009. 2009. p. 38-43. 5279829. (Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, MTDT 2009). https://doi.org/10.1109/MTDT.2009.17

Access to Document

10.1109/MTDT.2009.17