The recursive multiplexer based multipliers

Po-Yueh Chen, Yao Ting Huang

Research output: Contribution to journalArticle

Abstract

For high speed multiplier implementation, the recursive architecture is a parallel and modular approach with low complexity. However, compared to the conventional array multiplier, it costs more area due to the interconnection between sub-modules. In this study, the multiplexer based multiplier is adopted as the lower-level multiplier in the recursive architecture because it outperforms the conventional array multiplier in terms of speed, area, and power consumption. To further improve the speed performance, the proposed hybrid architecture exploits the carry-select adders (CSL) for partial products accumulation. The design is synthesized using TSMC 0.18μm standard cell process. According to the experimental results, the propagation delay is reduced by 20.5% and 40.9% respectively, compared to the optimized mux-multiplier and the conventional array multiplier. In addition, we reduce the proposed architecture to a partially truncated circuit for error tolerant applications. Without affecting the speed, both the power consumption and circuit area are further reduced by 25% approximately.

Original languageEnglish
JournalInternational Journal of Electronics Letters
DOIs
Publication statusPublished - 2019 Jan 1

Fingerprint

multipliers
Electric power utilization
Networks (circuits)
Adders
modules
Costs
high speed
costs
propagation
products
cells

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Instrumentation
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

@article{083857f2080046599346e630497f2653,
title = "The recursive multiplexer based multipliers",
abstract = "For high speed multiplier implementation, the recursive architecture is a parallel and modular approach with low complexity. However, compared to the conventional array multiplier, it costs more area due to the interconnection between sub-modules. In this study, the multiplexer based multiplier is adopted as the lower-level multiplier in the recursive architecture because it outperforms the conventional array multiplier in terms of speed, area, and power consumption. To further improve the speed performance, the proposed hybrid architecture exploits the carry-select adders (CSL) for partial products accumulation. The design is synthesized using TSMC 0.18μm standard cell process. According to the experimental results, the propagation delay is reduced by 20.5{\%} and 40.9{\%} respectively, compared to the optimized mux-multiplier and the conventional array multiplier. In addition, we reduce the proposed architecture to a partially truncated circuit for error tolerant applications. Without affecting the speed, both the power consumption and circuit area are further reduced by 25{\%} approximately.",
author = "Po-Yueh Chen and Huang, {Yao Ting}",
year = "2019",
month = "1",
day = "1",
doi = "10.1080/21681724.2019.1625964",
language = "English",
journal = "International Journal of Electronics Letters",
issn = "2168-1724",
publisher = "Taylor and Francis Ltd.",

}

The recursive multiplexer based multipliers. / Chen, Po-Yueh; Huang, Yao Ting.

In: International Journal of Electronics Letters, 01.01.2019.

Research output: Contribution to journalArticle

TY - JOUR

T1 - The recursive multiplexer based multipliers

AU - Chen, Po-Yueh

AU - Huang, Yao Ting

PY - 2019/1/1

Y1 - 2019/1/1

N2 - For high speed multiplier implementation, the recursive architecture is a parallel and modular approach with low complexity. However, compared to the conventional array multiplier, it costs more area due to the interconnection between sub-modules. In this study, the multiplexer based multiplier is adopted as the lower-level multiplier in the recursive architecture because it outperforms the conventional array multiplier in terms of speed, area, and power consumption. To further improve the speed performance, the proposed hybrid architecture exploits the carry-select adders (CSL) for partial products accumulation. The design is synthesized using TSMC 0.18μm standard cell process. According to the experimental results, the propagation delay is reduced by 20.5% and 40.9% respectively, compared to the optimized mux-multiplier and the conventional array multiplier. In addition, we reduce the proposed architecture to a partially truncated circuit for error tolerant applications. Without affecting the speed, both the power consumption and circuit area are further reduced by 25% approximately.

AB - For high speed multiplier implementation, the recursive architecture is a parallel and modular approach with low complexity. However, compared to the conventional array multiplier, it costs more area due to the interconnection between sub-modules. In this study, the multiplexer based multiplier is adopted as the lower-level multiplier in the recursive architecture because it outperforms the conventional array multiplier in terms of speed, area, and power consumption. To further improve the speed performance, the proposed hybrid architecture exploits the carry-select adders (CSL) for partial products accumulation. The design is synthesized using TSMC 0.18μm standard cell process. According to the experimental results, the propagation delay is reduced by 20.5% and 40.9% respectively, compared to the optimized mux-multiplier and the conventional array multiplier. In addition, we reduce the proposed architecture to a partially truncated circuit for error tolerant applications. Without affecting the speed, both the power consumption and circuit area are further reduced by 25% approximately.

UR - http://www.scopus.com/inward/record.url?scp=85067542898&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067542898&partnerID=8YFLogxK

U2 - 10.1080/21681724.2019.1625964

DO - 10.1080/21681724.2019.1625964

M3 - Article

AN - SCOPUS:85067542898

JO - International Journal of Electronics Letters

JF - International Journal of Electronics Letters

SN - 2168-1724

ER -