The novel Chinese abacus adder

Zi Yi Zhao, Chien Hung Lin, Yu Zhi Xie, Yen Ju Chen, Yi Jie Lin, Shu Chung Yi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A novel Chinese abacus adder is presented in this paper. The simulation results of 8-bit adders are compared with those of CLA (Carry Look-ahead) adder and RCA (Ripple carry adder) by all input patterns. The delay of the 8-bit abacus adder is 22%, and 14% less than those of CLA adders for 0.35μm and 0.18μm technologies, respectively. The power consumption of the abacus adders are 30% and 60% less than those of CLA adders for 0.35μm, and 0.18μm technologies, respectively. The delay of the 32-bit abacus adder is 17%, and 12% less than those of CLA adder for 0.35μm, and 0.18μm technologies, respectively.

Original languageEnglish
Title of host publication2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs
Publication statusPublished - 2007 Sep 28
Event2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu, Taiwan
Duration: 2007 Apr 252007 Apr 27

Publication series

Name2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Other

Other2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
CountryTaiwan
CityHsinchu
Period07-04-2507-04-27

Fingerprint

Adders
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Zhao, Z. Y., Lin, C. H., Xie, Y. Z., Chen, Y. J., Lin, Y. J., & Yi, S. C. (2007). The novel Chinese abacus adder. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers [4239453] (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). https://doi.org/10.1109/VDAT.2007.372759
Zhao, Zi Yi ; Lin, Chien Hung ; Xie, Yu Zhi ; Chen, Yen Ju ; Lin, Yi Jie ; Yi, Shu Chung. / The novel Chinese abacus adder. 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers).
@inproceedings{9fa60f2e52b242f4b7a821706c16a9ba,
title = "The novel Chinese abacus adder",
abstract = "A novel Chinese abacus adder is presented in this paper. The simulation results of 8-bit adders are compared with those of CLA (Carry Look-ahead) adder and RCA (Ripple carry adder) by all input patterns. The delay of the 8-bit abacus adder is 22{\%}, and 14{\%} less than those of CLA adders for 0.35μm and 0.18μm technologies, respectively. The power consumption of the abacus adders are 30{\%} and 60{\%} less than those of CLA adders for 0.35μm, and 0.18μm technologies, respectively. The delay of the 32-bit abacus adder is 17{\%}, and 12{\%} less than those of CLA adder for 0.35μm, and 0.18μm technologies, respectively.",
author = "Zhao, {Zi Yi} and Lin, {Chien Hung} and Xie, {Yu Zhi} and Chen, {Yen Ju} and Lin, {Yi Jie} and Yi, {Shu Chung}",
year = "2007",
month = "9",
day = "28",
doi = "10.1109/VDAT.2007.372759",
language = "English",
isbn = "1424405831",
series = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",
booktitle = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",

}

Zhao, ZY, Lin, CH, Xie, YZ, Chen, YJ, Lin, YJ & Yi, SC 2007, The novel Chinese abacus adder. in 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers., 4239453, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007, Hsinchu, Taiwan, 07-04-25. https://doi.org/10.1109/VDAT.2007.372759

The novel Chinese abacus adder. / Zhao, Zi Yi; Lin, Chien Hung; Xie, Yu Zhi; Chen, Yen Ju; Lin, Yi Jie; Yi, Shu Chung.

2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239453 (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - The novel Chinese abacus adder

AU - Zhao, Zi Yi

AU - Lin, Chien Hung

AU - Xie, Yu Zhi

AU - Chen, Yen Ju

AU - Lin, Yi Jie

AU - Yi, Shu Chung

PY - 2007/9/28

Y1 - 2007/9/28

N2 - A novel Chinese abacus adder is presented in this paper. The simulation results of 8-bit adders are compared with those of CLA (Carry Look-ahead) adder and RCA (Ripple carry adder) by all input patterns. The delay of the 8-bit abacus adder is 22%, and 14% less than those of CLA adders for 0.35μm and 0.18μm technologies, respectively. The power consumption of the abacus adders are 30% and 60% less than those of CLA adders for 0.35μm, and 0.18μm technologies, respectively. The delay of the 32-bit abacus adder is 17%, and 12% less than those of CLA adder for 0.35μm, and 0.18μm technologies, respectively.

AB - A novel Chinese abacus adder is presented in this paper. The simulation results of 8-bit adders are compared with those of CLA (Carry Look-ahead) adder and RCA (Ripple carry adder) by all input patterns. The delay of the 8-bit abacus adder is 22%, and 14% less than those of CLA adders for 0.35μm and 0.18μm technologies, respectively. The power consumption of the abacus adders are 30% and 60% less than those of CLA adders for 0.35μm, and 0.18μm technologies, respectively. The delay of the 32-bit abacus adder is 17%, and 12% less than those of CLA adder for 0.35μm, and 0.18μm technologies, respectively.

UR - http://www.scopus.com/inward/record.url?scp=34648822583&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34648822583&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2007.372759

DO - 10.1109/VDAT.2007.372759

M3 - Conference contribution

AN - SCOPUS:34648822583

SN - 1424405831

SN - 9781424405831

T3 - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

BT - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

ER -

Zhao ZY, Lin CH, Xie YZ, Chen YJ, Lin YJ, Yi SC. The novel Chinese abacus adder. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239453. (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). https://doi.org/10.1109/VDAT.2007.372759