The novel Chinese abacus adder

Zi Yi Zhao, Chien Hung Lin, Yu Zhi Xie, Yen Ju Chen, Yi Jie Lin, Shu Chung Yi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

A novel Chinese abacus adder is presented in this paper. The simulation results of 8-bit adders are compared with those of CLA (Carry Look-ahead) adder and RCA (Ripple carry adder) by all input patterns. The delay of the 8-bit abacus adder is 22%, and 14% less than those of CLA adders for 0.35μm and 0.18μm technologies, respectively. The power consumption of the abacus adders are 30% and 60% less than those of CLA adders for 0.35μm, and 0.18μm technologies, respectively. The delay of the 32-bit abacus adder is 17%, and 12% less than those of CLA adder for 0.35μm, and 0.18μm technologies, respectively.

Original languageEnglish
Title of host publication2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs
Publication statusPublished - 2007 Sep 28
Event2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu, Taiwan
Duration: 2007 Apr 252007 Apr 27

Publication series

Name2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Other

Other2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
CountryTaiwan
CityHsinchu
Period07-04-2507-04-27

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Zhao, Z. Y., Lin, C. H., Xie, Y. Z., Chen, Y. J., Lin, Y. J., & Yi, S. C. (2007). The novel Chinese abacus adder. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers [4239453] (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). https://doi.org/10.1109/VDAT.2007.372759