Synthesis method for mixed synchronous/asynchronous behavior

Tsung Yi Wu, Tzu Chie Tien, Allen C.H. Wu, Youn Long Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We propose a method for synthesizing from a behavioral description in a hardware description language. The description provides two mechanisms - edge-triggered and level-sensitive - for process synchronization and interface designs, which characterize most control-dominated circuits. They are usually asynchronous with the system clock. Conventional control-step-based, scheduling-and-allocation approaches for high-level synthesis are implicitly synchronous and, therefore, cannot correctly produce a structure that exhibits the exact (timing) behavior in the presence of such asynchrony. We construct first a mixed synchronous/asynchronous state graph to capture the described behavior. Then, according to a set of rules, our algorithm transforms the graph into a completely synchronous one, from which synthesis to structure has been proven easy. Simulation of a number of circuits has confirmed that the synthesized structures exhibit identical behavior (in terms of both functionality and timing) as the original description.

Original languageEnglish
Title of host publicationProceedings of the European Design and Test Conference
Editors Anon
PublisherPubl by IEEE
Pages277-281
Number of pages5
ISBN (Print)0818654112
Publication statusPublished - 1994 Jan 1
EventProceedings of the European Design and Test Conference - Paris, Fr
Duration: 1994 Feb 281994 Mar 3

Publication series

NameProceedings of the European Design and Test Conference

Other

OtherProceedings of the European Design and Test Conference
CityParis, Fr
Period94-02-2894-03-03

Fingerprint

Computer hardware description languages
Networks (circuits)
Clocks
Synchronization
Scheduling
High level synthesis

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Wu, T. Y., Tien, T. C., Wu, A. C. H., & Lin, Y. L. (1994). Synthesis method for mixed synchronous/asynchronous behavior. In Anon (Ed.), Proceedings of the European Design and Test Conference (pp. 277-281). (Proceedings of the European Design and Test Conference). Publ by IEEE.
Wu, Tsung Yi ; Tien, Tzu Chie ; Wu, Allen C.H. ; Lin, Youn Long. / Synthesis method for mixed synchronous/asynchronous behavior. Proceedings of the European Design and Test Conference. editor / Anon. Publ by IEEE, 1994. pp. 277-281 (Proceedings of the European Design and Test Conference).
@inproceedings{5bbe19f23a9647cbb9f5d9b045a7e87a,
title = "Synthesis method for mixed synchronous/asynchronous behavior",
abstract = "We propose a method for synthesizing from a behavioral description in a hardware description language. The description provides two mechanisms - edge-triggered and level-sensitive - for process synchronization and interface designs, which characterize most control-dominated circuits. They are usually asynchronous with the system clock. Conventional control-step-based, scheduling-and-allocation approaches for high-level synthesis are implicitly synchronous and, therefore, cannot correctly produce a structure that exhibits the exact (timing) behavior in the presence of such asynchrony. We construct first a mixed synchronous/asynchronous state graph to capture the described behavior. Then, according to a set of rules, our algorithm transforms the graph into a completely synchronous one, from which synthesis to structure has been proven easy. Simulation of a number of circuits has confirmed that the synthesized structures exhibit identical behavior (in terms of both functionality and timing) as the original description.",
author = "Wu, {Tsung Yi} and Tien, {Tzu Chie} and Wu, {Allen C.H.} and Lin, {Youn Long}",
year = "1994",
month = "1",
day = "1",
language = "English",
isbn = "0818654112",
series = "Proceedings of the European Design and Test Conference",
publisher = "Publ by IEEE",
pages = "277--281",
editor = "Anon",
booktitle = "Proceedings of the European Design and Test Conference",

}

Wu, TY, Tien, TC, Wu, ACH & Lin, YL 1994, Synthesis method for mixed synchronous/asynchronous behavior. in Anon (ed.), Proceedings of the European Design and Test Conference. Proceedings of the European Design and Test Conference, Publ by IEEE, pp. 277-281, Proceedings of the European Design and Test Conference, Paris, Fr, 94-02-28.

Synthesis method for mixed synchronous/asynchronous behavior. / Wu, Tsung Yi; Tien, Tzu Chie; Wu, Allen C.H.; Lin, Youn Long.

Proceedings of the European Design and Test Conference. ed. / Anon. Publ by IEEE, 1994. p. 277-281 (Proceedings of the European Design and Test Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Synthesis method for mixed synchronous/asynchronous behavior

AU - Wu, Tsung Yi

AU - Tien, Tzu Chie

AU - Wu, Allen C.H.

AU - Lin, Youn Long

PY - 1994/1/1

Y1 - 1994/1/1

N2 - We propose a method for synthesizing from a behavioral description in a hardware description language. The description provides two mechanisms - edge-triggered and level-sensitive - for process synchronization and interface designs, which characterize most control-dominated circuits. They are usually asynchronous with the system clock. Conventional control-step-based, scheduling-and-allocation approaches for high-level synthesis are implicitly synchronous and, therefore, cannot correctly produce a structure that exhibits the exact (timing) behavior in the presence of such asynchrony. We construct first a mixed synchronous/asynchronous state graph to capture the described behavior. Then, according to a set of rules, our algorithm transforms the graph into a completely synchronous one, from which synthesis to structure has been proven easy. Simulation of a number of circuits has confirmed that the synthesized structures exhibit identical behavior (in terms of both functionality and timing) as the original description.

AB - We propose a method for synthesizing from a behavioral description in a hardware description language. The description provides two mechanisms - edge-triggered and level-sensitive - for process synchronization and interface designs, which characterize most control-dominated circuits. They are usually asynchronous with the system clock. Conventional control-step-based, scheduling-and-allocation approaches for high-level synthesis are implicitly synchronous and, therefore, cannot correctly produce a structure that exhibits the exact (timing) behavior in the presence of such asynchrony. We construct first a mixed synchronous/asynchronous state graph to capture the described behavior. Then, according to a set of rules, our algorithm transforms the graph into a completely synchronous one, from which synthesis to structure has been proven easy. Simulation of a number of circuits has confirmed that the synthesized structures exhibit identical behavior (in terms of both functionality and timing) as the original description.

UR - http://www.scopus.com/inward/record.url?scp=0028115283&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028115283&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0028115283

SN - 0818654112

T3 - Proceedings of the European Design and Test Conference

SP - 277

EP - 281

BT - Proceedings of the European Design and Test Conference

A2 - Anon, null

PB - Publ by IEEE

ER -

Wu TY, Tien TC, Wu ACH, Lin YL. Synthesis method for mixed synchronous/asynchronous behavior. In Anon, editor, Proceedings of the European Design and Test Conference. Publ by IEEE. 1994. p. 277-281. (Proceedings of the European Design and Test Conference).