Spatial scanning-probe array system for silicon-on-insulator integrated circuits

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect die cracks. The post signal processing by using discrete wavelet transform (DWT) for scattered optical signal is also proposed and simulated.

Original languageEnglish
Title of host publication2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS
Pages910-913
Number of pages4
DOIs
Publication statusPublished - 2008 Oct 27
Event2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS - Knoxville, TN, United States
Duration: 2008 Aug 102008 Aug 13

Publication series

NameMidwest Symposium on Circuits and Systems
ISSN (Print)1548-3746

Other

Other2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS
CountryUnited States
CityKnoxville, TN
Period08-08-1008-08-13

Fingerprint

Discrete wavelet transforms
Silicon
Integrated circuits
Signal processing
Cracks
Scanning
Specifications
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Yang, W. R. (2008). Spatial scanning-probe array system for silicon-on-insulator integrated circuits. In 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS (pp. 910-913). [4616948] (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2008.4616948
Yang, Wen Ren. / Spatial scanning-probe array system for silicon-on-insulator integrated circuits. 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS. 2008. pp. 910-913 (Midwest Symposium on Circuits and Systems).
@inproceedings{52c998cf01654061923af64fef542b84,
title = "Spatial scanning-probe array system for silicon-on-insulator integrated circuits",
abstract = "A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect die cracks. The post signal processing by using discrete wavelet transform (DWT) for scattered optical signal is also proposed and simulated.",
author = "Yang, {Wen Ren}",
year = "2008",
month = "10",
day = "27",
doi = "10.1109/MWSCAS.2008.4616948",
language = "English",
isbn = "9781424421671",
series = "Midwest Symposium on Circuits and Systems",
pages = "910--913",
booktitle = "2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS",

}

Yang, WR 2008, Spatial scanning-probe array system for silicon-on-insulator integrated circuits. in 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS., 4616948, Midwest Symposium on Circuits and Systems, pp. 910-913, 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS, Knoxville, TN, United States, 08-08-10. https://doi.org/10.1109/MWSCAS.2008.4616948

Spatial scanning-probe array system for silicon-on-insulator integrated circuits. / Yang, Wen Ren.

2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS. 2008. p. 910-913 4616948 (Midwest Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Spatial scanning-probe array system for silicon-on-insulator integrated circuits

AU - Yang, Wen Ren

PY - 2008/10/27

Y1 - 2008/10/27

N2 - A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect die cracks. The post signal processing by using discrete wavelet transform (DWT) for scattered optical signal is also proposed and simulated.

AB - A spatial scanning-probe array system for silicon-on-insulator (SOI) integrated circuit is proposed in this paper. The operating fundamentals, specifications, and simulations are presented in this paper. The proposed system is designed to scan the circuit in order to examine the surface and detect die cracks. The post signal processing by using discrete wavelet transform (DWT) for scattered optical signal is also proposed and simulated.

UR - http://www.scopus.com/inward/record.url?scp=54249087639&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=54249087639&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2008.4616948

DO - 10.1109/MWSCAS.2008.4616948

M3 - Conference contribution

AN - SCOPUS:54249087639

SN - 9781424421671

T3 - Midwest Symposium on Circuits and Systems

SP - 910

EP - 913

BT - 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS

ER -

Yang WR. Spatial scanning-probe array system for silicon-on-insulator integrated circuits. In 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS. 2008. p. 910-913. 4616948. (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2008.4616948