Reduction of power consumption in scan-based circuits during test application by an input control technique

Tsung-Chu Huang, K. J. Lee

Research output: Contribution to journalArticle

42 Citations (Scopus)

Abstract

This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37% of average improvement by redoing the experiments in previous work using our test sets, while 34.23% average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques.

Original languageEnglish
Pages (from-to)911-917
Number of pages7
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume20
Issue number7
DOIs
Publication statusPublished - 2001 Jul 1

Fingerprint

Electric power utilization
Networks (circuits)
Experiments

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{bfbec216e2d9446f857ae11ae8ce0145,
title = "Reduction of power consumption in scan-based circuits during test application by an input control technique",
abstract = "This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37{\%} of average improvement by redoing the experiments in previous work using our test sets, while 34.23{\%} average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques.",
author = "Tsung-Chu Huang and Lee, {K. J.}",
year = "2001",
month = "7",
day = "1",
doi = "10.1109/43.931040",
language = "English",
volume = "20",
pages = "911--917",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - Reduction of power consumption in scan-based circuits during test application by an input control technique

AU - Huang, Tsung-Chu

AU - Lee, K. J.

PY - 2001/7/1

Y1 - 2001/7/1

N2 - This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37% of average improvement by redoing the experiments in previous work using our test sets, while 34.23% average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques.

AB - This paper proposes a novel technique to minimize the switching activity of full-scan circuits during test application time. The basic idea is to identify an input control pattern (CP) for a full-scan circuit such that by applying the pattern to the primary inputs of the circuit during the scan operation, the switching activity in the combinational part can be reduced or even eliminated. A D-algorithm-like CP generator is developed to generate the CP. This input control technique can be utilized together with the existing vector ordering or latch ordering techniques. Experimental results show that the vector ordering and the latch ordering techniques can achieve 22.37% of average improvement by redoing the experiments in previous work using our test sets, while 34.23% average improvement can be achieved if the input control technique is employed after the latch ordering and vector ordering techniques.

UR - http://www.scopus.com/inward/record.url?scp=0035398674&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035398674&partnerID=8YFLogxK

U2 - 10.1109/43.931040

DO - 10.1109/43.931040

M3 - Article

AN - SCOPUS:0035398674

VL - 20

SP - 911

EP - 917

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 7

ER -