Peak-power reduction for multiple-scan circuits during test application

Kuen Jong Lee, Tsung-Chu Huang, Jih Jeen Chen

Research output: Contribution to journalConference article

60 Citations (Scopus)

Abstract

This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50% when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76% of peak-power reduction can be achieved.

Original languageEnglish
Pages (from-to)453-458
Number of pages6
JournalProceedings of the Asian Test Symposium
Publication statusPublished - 2000 Dec 1
Event9th Asian Test Symposium - Taipei, Taiwan
Duration: 2000 Dec 42000 Dec 6

Fingerprint

Networks (circuits)
Testing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{ab6e876d63d8481e9217f30015dc48f9,
title = "Peak-power reduction for multiple-scan circuits during test application",
abstract = "This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50{\%} when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76{\%} of peak-power reduction can be achieved.",
author = "Lee, {Kuen Jong} and Tsung-Chu Huang and Chen, {Jih Jeen}",
year = "2000",
month = "12",
day = "1",
language = "English",
pages = "453--458",
journal = "Proceedings of the Asian Test Symposium",
issn = "1081-7735",
publisher = "IEEE Computer Society",

}

Peak-power reduction for multiple-scan circuits during test application. / Lee, Kuen Jong; Huang, Tsung-Chu; Chen, Jih Jeen.

In: Proceedings of the Asian Test Symposium, 01.12.2000, p. 453-458.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Peak-power reduction for multiple-scan circuits during test application

AU - Lee, Kuen Jong

AU - Huang, Tsung-Chu

AU - Chen, Jih Jeen

PY - 2000/12/1

Y1 - 2000/12/1

N2 - This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50% when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76% of peak-power reduction can be achieved.

AB - This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is proposed which can significantly reduce the peak power. This method can be efficiently employed in a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. The improvement percentage can be up to 50% when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, 76% of peak-power reduction can be achieved.

UR - http://www.scopus.com/inward/record.url?scp=0034505824&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034505824&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0034505824

SP - 453

EP - 458

JO - Proceedings of the Asian Test Symposium

JF - Proceedings of the Asian Test Symposium

SN - 1081-7735

ER -