Optimal controller design for a matrix converter based surface mounted PMSM drive system

D. F. Chen, Tian Hua Liu

Research output: Contribution to journalArticle

28 Citations (Scopus)

Abstract

This paper proposes a new control algorithm for a matrix converter permanent magnet synchronous motor (PMSM) drive system. First, a new switching strategy, which applies a back-propagation neural network to adjust a pseudo dc bus voltage, is proposed to reduce the current harmonics of the permanent magnet synchronous motor. Next, a two-degree-of-freedom controller is proposed to improve the system performance. The parameters of this controller are obtained by using a frequency-domain optimization technique. The controller design algorithm can be applied in an adjustable speed control system and a position control system to obtain good transient responses and good load disturbance rejection abilities. The controller design procedures require only algebraic computation. The implementation of this kind of controller is only possible by using a high-speed digital signal processor. In this paper, all the control loops, including current-loop, speed-loop, and position-loop, are implemented by a 32-b TMS320C40 digital signal processor. The hardware, therefore, is very simple. Several experimental results are shown to validate the theoretical analysis.

Original languageEnglish
Pages (from-to)1034-1046
Number of pages13
JournalIEEE Transactions on Power Electronics
Volume18
Issue number4
DOIs
Publication statusPublished - 2003 Jul 1

Fingerprint

Synchronous motors
Permanent magnets
Controllers
Digital signal processors
Control systems
Disturbance rejection
Position control
Speed control
Backpropagation
Transient analysis
Matrix converters
Neural networks
Hardware
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{03c283fdf8d840359bcf0c32c1e824ef,
title = "Optimal controller design for a matrix converter based surface mounted PMSM drive system",
abstract = "This paper proposes a new control algorithm for a matrix converter permanent magnet synchronous motor (PMSM) drive system. First, a new switching strategy, which applies a back-propagation neural network to adjust a pseudo dc bus voltage, is proposed to reduce the current harmonics of the permanent magnet synchronous motor. Next, a two-degree-of-freedom controller is proposed to improve the system performance. The parameters of this controller are obtained by using a frequency-domain optimization technique. The controller design algorithm can be applied in an adjustable speed control system and a position control system to obtain good transient responses and good load disturbance rejection abilities. The controller design procedures require only algebraic computation. The implementation of this kind of controller is only possible by using a high-speed digital signal processor. In this paper, all the control loops, including current-loop, speed-loop, and position-loop, are implemented by a 32-b TMS320C40 digital signal processor. The hardware, therefore, is very simple. Several experimental results are shown to validate the theoretical analysis.",
author = "Chen, {D. F.} and Liu, {Tian Hua}",
year = "2003",
month = "7",
day = "1",
doi = "10.1109/TPEL.2003.813766",
language = "English",
volume = "18",
pages = "1034--1046",
journal = "IEEE Transactions on Power Electronics",
issn = "0885-8993",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

Optimal controller design for a matrix converter based surface mounted PMSM drive system. / Chen, D. F.; Liu, Tian Hua.

In: IEEE Transactions on Power Electronics, Vol. 18, No. 4, 01.07.2003, p. 1034-1046.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Optimal controller design for a matrix converter based surface mounted PMSM drive system

AU - Chen, D. F.

AU - Liu, Tian Hua

PY - 2003/7/1

Y1 - 2003/7/1

N2 - This paper proposes a new control algorithm for a matrix converter permanent magnet synchronous motor (PMSM) drive system. First, a new switching strategy, which applies a back-propagation neural network to adjust a pseudo dc bus voltage, is proposed to reduce the current harmonics of the permanent magnet synchronous motor. Next, a two-degree-of-freedom controller is proposed to improve the system performance. The parameters of this controller are obtained by using a frequency-domain optimization technique. The controller design algorithm can be applied in an adjustable speed control system and a position control system to obtain good transient responses and good load disturbance rejection abilities. The controller design procedures require only algebraic computation. The implementation of this kind of controller is only possible by using a high-speed digital signal processor. In this paper, all the control loops, including current-loop, speed-loop, and position-loop, are implemented by a 32-b TMS320C40 digital signal processor. The hardware, therefore, is very simple. Several experimental results are shown to validate the theoretical analysis.

AB - This paper proposes a new control algorithm for a matrix converter permanent magnet synchronous motor (PMSM) drive system. First, a new switching strategy, which applies a back-propagation neural network to adjust a pseudo dc bus voltage, is proposed to reduce the current harmonics of the permanent magnet synchronous motor. Next, a two-degree-of-freedom controller is proposed to improve the system performance. The parameters of this controller are obtained by using a frequency-domain optimization technique. The controller design algorithm can be applied in an adjustable speed control system and a position control system to obtain good transient responses and good load disturbance rejection abilities. The controller design procedures require only algebraic computation. The implementation of this kind of controller is only possible by using a high-speed digital signal processor. In this paper, all the control loops, including current-loop, speed-loop, and position-loop, are implemented by a 32-b TMS320C40 digital signal processor. The hardware, therefore, is very simple. Several experimental results are shown to validate the theoretical analysis.

UR - http://www.scopus.com/inward/record.url?scp=0043268133&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0043268133&partnerID=8YFLogxK

U2 - 10.1109/TPEL.2003.813766

DO - 10.1109/TPEL.2003.813766

M3 - Article

AN - SCOPUS:0043268133

VL - 18

SP - 1034

EP - 1046

JO - IEEE Transactions on Power Electronics

JF - IEEE Transactions on Power Electronics

SN - 0885-8993

IS - 4

ER -