Low-power asynchronous NCL pipelines with fine-grain power gating and early sleep

Meng-Chou Chang, Ming Hsun Hsieh, Po Hung Yang

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

null convention logic (NCL) is a promising design paradigm for constructing asynchronous delay-insensitive circuits. This brief presents two novel NCL pipeline structures, called fine-grain power gating NCL with early sleep (FPG-NCL-ES) and fine-grain power gating NCL with early sleep and optimization (FPG-NCL-ES-OPT), which employ both fine-grain power gating and early sleep to achieve lower power consumption. With fine-grain power gating, a logic block in FPG-NCL-ES becomes active only when performing useful work and is power gated to reduce leakage power when inactive. Moreover, with the early sleep mechanism, the multithreshold CMOS (MTCMOS) threshold gates in a pipeline stage can enter the sleep mode early once the data output of this stage has been received by the downstream pipeline stage, without waiting for the next null wavefront to arrive at this stage. Thus, the MTCMOS threshold gates in the FPG-NCL-ES pipeline have a higher probability of staying in the sleep mode than those in the traditional power-gated NCL pipeline. A modified asymmetric C-element is proposed to replace the traditional C-element for supporting early sleep. The FPG-NCL-ES-OPT pipeline employs a circuit simplification to further reduce silicon area and power consumption. Simulation results show that, compared with the traditional NCL counterpart, the FPG-NCL-ES-OPT implementation of the Kogge-Stone adder can achieve a higher maximum sustainable throughput rate, lower power consumption, and lower hardware cost.

Original languageEnglish
Article number6919305
Pages (from-to)957-961
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume61
Issue number12
DOIs
Publication statusPublished - 2014 Dec 1

Fingerprint

Pipelines
Electric power utilization
Sleep
Delay circuits
Adders
Wavefronts
Throughput
Hardware
Silicon
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{75b65e51be144464a3b2c19a4ede71bc,
title = "Low-power asynchronous NCL pipelines with fine-grain power gating and early sleep",
abstract = "null convention logic (NCL) is a promising design paradigm for constructing asynchronous delay-insensitive circuits. This brief presents two novel NCL pipeline structures, called fine-grain power gating NCL with early sleep (FPG-NCL-ES) and fine-grain power gating NCL with early sleep and optimization (FPG-NCL-ES-OPT), which employ both fine-grain power gating and early sleep to achieve lower power consumption. With fine-grain power gating, a logic block in FPG-NCL-ES becomes active only when performing useful work and is power gated to reduce leakage power when inactive. Moreover, with the early sleep mechanism, the multithreshold CMOS (MTCMOS) threshold gates in a pipeline stage can enter the sleep mode early once the data output of this stage has been received by the downstream pipeline stage, without waiting for the next null wavefront to arrive at this stage. Thus, the MTCMOS threshold gates in the FPG-NCL-ES pipeline have a higher probability of staying in the sleep mode than those in the traditional power-gated NCL pipeline. A modified asymmetric C-element is proposed to replace the traditional C-element for supporting early sleep. The FPG-NCL-ES-OPT pipeline employs a circuit simplification to further reduce silicon area and power consumption. Simulation results show that, compared with the traditional NCL counterpart, the FPG-NCL-ES-OPT implementation of the Kogge-Stone adder can achieve a higher maximum sustainable throughput rate, lower power consumption, and lower hardware cost.",
author = "Meng-Chou Chang and Hsieh, {Ming Hsun} and Yang, {Po Hung}",
year = "2014",
month = "12",
day = "1",
doi = "10.1109/TCSII.2014.2362639",
language = "English",
volume = "61",
pages = "957--961",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

Low-power asynchronous NCL pipelines with fine-grain power gating and early sleep. / Chang, Meng-Chou; Hsieh, Ming Hsun; Yang, Po Hung.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61, No. 12, 6919305, 01.12.2014, p. 957-961.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Low-power asynchronous NCL pipelines with fine-grain power gating and early sleep

AU - Chang, Meng-Chou

AU - Hsieh, Ming Hsun

AU - Yang, Po Hung

PY - 2014/12/1

Y1 - 2014/12/1

N2 - null convention logic (NCL) is a promising design paradigm for constructing asynchronous delay-insensitive circuits. This brief presents two novel NCL pipeline structures, called fine-grain power gating NCL with early sleep (FPG-NCL-ES) and fine-grain power gating NCL with early sleep and optimization (FPG-NCL-ES-OPT), which employ both fine-grain power gating and early sleep to achieve lower power consumption. With fine-grain power gating, a logic block in FPG-NCL-ES becomes active only when performing useful work and is power gated to reduce leakage power when inactive. Moreover, with the early sleep mechanism, the multithreshold CMOS (MTCMOS) threshold gates in a pipeline stage can enter the sleep mode early once the data output of this stage has been received by the downstream pipeline stage, without waiting for the next null wavefront to arrive at this stage. Thus, the MTCMOS threshold gates in the FPG-NCL-ES pipeline have a higher probability of staying in the sleep mode than those in the traditional power-gated NCL pipeline. A modified asymmetric C-element is proposed to replace the traditional C-element for supporting early sleep. The FPG-NCL-ES-OPT pipeline employs a circuit simplification to further reduce silicon area and power consumption. Simulation results show that, compared with the traditional NCL counterpart, the FPG-NCL-ES-OPT implementation of the Kogge-Stone adder can achieve a higher maximum sustainable throughput rate, lower power consumption, and lower hardware cost.

AB - null convention logic (NCL) is a promising design paradigm for constructing asynchronous delay-insensitive circuits. This brief presents two novel NCL pipeline structures, called fine-grain power gating NCL with early sleep (FPG-NCL-ES) and fine-grain power gating NCL with early sleep and optimization (FPG-NCL-ES-OPT), which employ both fine-grain power gating and early sleep to achieve lower power consumption. With fine-grain power gating, a logic block in FPG-NCL-ES becomes active only when performing useful work and is power gated to reduce leakage power when inactive. Moreover, with the early sleep mechanism, the multithreshold CMOS (MTCMOS) threshold gates in a pipeline stage can enter the sleep mode early once the data output of this stage has been received by the downstream pipeline stage, without waiting for the next null wavefront to arrive at this stage. Thus, the MTCMOS threshold gates in the FPG-NCL-ES pipeline have a higher probability of staying in the sleep mode than those in the traditional power-gated NCL pipeline. A modified asymmetric C-element is proposed to replace the traditional C-element for supporting early sleep. The FPG-NCL-ES-OPT pipeline employs a circuit simplification to further reduce silicon area and power consumption. Simulation results show that, compared with the traditional NCL counterpart, the FPG-NCL-ES-OPT implementation of the Kogge-Stone adder can achieve a higher maximum sustainable throughput rate, lower power consumption, and lower hardware cost.

UR - http://www.scopus.com/inward/record.url?scp=84914684187&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84914684187&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2014.2362639

DO - 10.1109/TCSII.2014.2362639

M3 - Article

AN - SCOPUS:84914684187

VL - 61

SP - 957

EP - 961

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 12

M1 - 6919305

ER -