LAKE

a performance-driven analog CMOS cell layout generator

Zhi-Ming Lin, Yu Jung Huang, Kuo Hong Hsiau

Research output: Contribution to conferencePaper

Abstract

LAKE is an automatic layout generator that lays out CMOS analog integrated circuits subject to circuit layout constraints such as: matching, symmetry, signal coupling, cell aspect ratio (or cell height), and specified cell input/output pin locations. Unlike most previous works, LAKE focuses on effective rules and methods that suit any type of CMOS analog circuits to be fit in an application specific mixed analog digital layout system. Placement bases on the characteristics of circuit structure and the layout constraints. Proposed slot structure provides the capability in handling fully symmetry layouts. The simulated evolution process evaluates the quality of layout based on detailed layout information in pursuing minimal parasitic effects on circuit performance. We test some real life examples. The design experiments have shown that LAKE can produce manual-quality analog layouts.

Original languageEnglish
Pages564-569
Number of pages6
Publication statusPublished - 1994 Dec 1
EventProceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems - Taipei, Taiwan
Duration: 1994 Dec 51994 Dec 8

Other

OtherProceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems
CityTaipei, Taiwan
Period94-12-0594-12-08

Fingerprint

Integrated circuit layout
CMOS integrated circuits
Networks (circuits)
Analog circuits
Aspect ratio
Experiments
Analog integrated circuits

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Lin, Z-M., Huang, Y. J., & Hsiau, K. H. (1994). LAKE: a performance-driven analog CMOS cell layout generator. 564-569. Paper presented at Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems, Taipei, Taiwan, .
Lin, Zhi-Ming ; Huang, Yu Jung ; Hsiau, Kuo Hong. / LAKE : a performance-driven analog CMOS cell layout generator. Paper presented at Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems, Taipei, Taiwan, .6 p.
@conference{4ace96eeadd64d3089c47a75e34d3bc4,
title = "LAKE: a performance-driven analog CMOS cell layout generator",
abstract = "LAKE is an automatic layout generator that lays out CMOS analog integrated circuits subject to circuit layout constraints such as: matching, symmetry, signal coupling, cell aspect ratio (or cell height), and specified cell input/output pin locations. Unlike most previous works, LAKE focuses on effective rules and methods that suit any type of CMOS analog circuits to be fit in an application specific mixed analog digital layout system. Placement bases on the characteristics of circuit structure and the layout constraints. Proposed slot structure provides the capability in handling fully symmetry layouts. The simulated evolution process evaluates the quality of layout based on detailed layout information in pursuing minimal parasitic effects on circuit performance. We test some real life examples. The design experiments have shown that LAKE can produce manual-quality analog layouts.",
author = "Zhi-Ming Lin and Huang, {Yu Jung} and Hsiau, {Kuo Hong}",
year = "1994",
month = "12",
day = "1",
language = "English",
pages = "564--569",
note = "Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems ; Conference date: 05-12-1994 Through 08-12-1994",

}

Lin, Z-M, Huang, YJ & Hsiau, KH 1994, 'LAKE: a performance-driven analog CMOS cell layout generator' Paper presented at Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems, Taipei, Taiwan, 94-12-05 - 94-12-08, pp. 564-569.

LAKE : a performance-driven analog CMOS cell layout generator. / Lin, Zhi-Ming; Huang, Yu Jung; Hsiau, Kuo Hong.

1994. 564-569 Paper presented at Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems, Taipei, Taiwan, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - LAKE

T2 - a performance-driven analog CMOS cell layout generator

AU - Lin, Zhi-Ming

AU - Huang, Yu Jung

AU - Hsiau, Kuo Hong

PY - 1994/12/1

Y1 - 1994/12/1

N2 - LAKE is an automatic layout generator that lays out CMOS analog integrated circuits subject to circuit layout constraints such as: matching, symmetry, signal coupling, cell aspect ratio (or cell height), and specified cell input/output pin locations. Unlike most previous works, LAKE focuses on effective rules and methods that suit any type of CMOS analog circuits to be fit in an application specific mixed analog digital layout system. Placement bases on the characteristics of circuit structure and the layout constraints. Proposed slot structure provides the capability in handling fully symmetry layouts. The simulated evolution process evaluates the quality of layout based on detailed layout information in pursuing minimal parasitic effects on circuit performance. We test some real life examples. The design experiments have shown that LAKE can produce manual-quality analog layouts.

AB - LAKE is an automatic layout generator that lays out CMOS analog integrated circuits subject to circuit layout constraints such as: matching, symmetry, signal coupling, cell aspect ratio (or cell height), and specified cell input/output pin locations. Unlike most previous works, LAKE focuses on effective rules and methods that suit any type of CMOS analog circuits to be fit in an application specific mixed analog digital layout system. Placement bases on the characteristics of circuit structure and the layout constraints. Proposed slot structure provides the capability in handling fully symmetry layouts. The simulated evolution process evaluates the quality of layout based on detailed layout information in pursuing minimal parasitic effects on circuit performance. We test some real life examples. The design experiments have shown that LAKE can produce manual-quality analog layouts.

UR - http://www.scopus.com/inward/record.url?scp=0028729962&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028729962&partnerID=8YFLogxK

M3 - Paper

SP - 564

EP - 569

ER -

Lin Z-M, Huang YJ, Hsiau KH. LAKE: a performance-driven analog CMOS cell layout generator. 1994. Paper presented at Proceedings of the 1994 IEEE Asia-Pacific Conference on Circuits and Systems, Taipei, Taiwan, .