TY - GEN
T1 - Implementation of a single-chip design for the three-phase brushless-DC-motor (BDCM) system
AU - Chen, Shen Li
AU - Lee, C. K.
AU - Chen, Hsun Hsiang
PY - 2013/1/1
Y1 - 2013/1/1
N2 - In this work, we present a single-chip design for the three-phase brushless DC motors (BDCM) system, and which is implemented by a 0.35 μm 3.3 V CMOS process. A mixed-signal IC will be accomplished by the implementation of analog circuit and digital circuit in the same chip. Eventually, this chip system includes an analog circuit (Hall signal amplifier), a digital circuit (logic process block), and a frequency voltage converter (FVC) to complete the control & driving circuits. Meanwhile, experimental results are included to verify the proposed scheme and the real measurement fit theoretical analysis well.
AB - In this work, we present a single-chip design for the three-phase brushless DC motors (BDCM) system, and which is implemented by a 0.35 μm 3.3 V CMOS process. A mixed-signal IC will be accomplished by the implementation of analog circuit and digital circuit in the same chip. Eventually, this chip system includes an analog circuit (Hall signal amplifier), a digital circuit (logic process block), and a frequency voltage converter (FVC) to complete the control & driving circuits. Meanwhile, experimental results are included to verify the proposed scheme and the real measurement fit theoretical analysis well.
UR - http://www.scopus.com/inward/record.url?scp=84906908580&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906908580&partnerID=8YFLogxK
U2 - 10.1109/ISOCC.2013.6864036
DO - 10.1109/ISOCC.2013.6864036
M3 - Conference contribution
AN - SCOPUS:84906908580
SN - 9781479911417
T3 - ISOCC 2013 - 2013 International SoC Design Conference
SP - 312
EP - 315
BT - ISOCC 2013 - 2013 International SoC Design Conference
PB - IEEE Computer Society
T2 - 2013 International SoC Design Conference, ISOCC 2013
Y2 - 17 November 2013 through 19 November 2013
ER -