Abstract
In this work, we present a single-chip design for the three-phase brushless DC motors (BDCM) system, and which is implemented by a 0.35 μm 3.3 V CMOS process. A mixed-signal IC will be accomplished by the implementation of analog circuit and digital circuit in the same chip. Eventually, this chip system includes an analog circuit (Hall signal amplifier), a digital circuit (logic process block), and a frequency voltage converter (FVC) to complete the control & driving circuits. Meanwhile, experimental results are included to verify the proposed scheme and the real measurement fit theoretical analysis well.
| Original language | English |
|---|---|
| Title of host publication | ISOCC 2013 - 2013 International SoC Design Conference |
| Publisher | IEEE Computer Society |
| Pages | 312-315 |
| Number of pages | 4 |
| ISBN (Print) | 9781479911417 |
| DOIs | |
| Publication status | Published - 2013 Jan 1 |
| Event | 2013 International SoC Design Conference, ISOCC 2013 - Busan, Korea, Republic of Duration: 2013 Nov 17 → 2013 Nov 19 |
Other
| Other | 2013 International SoC Design Conference, ISOCC 2013 |
|---|---|
| Country | Korea, Republic of |
| City | Busan |
| Period | 13-11-17 → 13-11-19 |
Fingerprint
All Science Journal Classification (ASJC) codes
- Hardware and Architecture
- Electrical and Electronic Engineering
Cite this
}
Implementation of a single-chip design for the three-phase brushless-DC-motor (BDCM) system. / Chen, Shen Li; Lee, C. K.; Chen, Hsun Hsiang.
ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. p. 312-315 6864036.Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
TY - GEN
T1 - Implementation of a single-chip design for the three-phase brushless-DC-motor (BDCM) system
AU - Chen, Shen Li
AU - Lee, C. K.
AU - Chen, Hsun Hsiang
PY - 2013/1/1
Y1 - 2013/1/1
N2 - In this work, we present a single-chip design for the three-phase brushless DC motors (BDCM) system, and which is implemented by a 0.35 μm 3.3 V CMOS process. A mixed-signal IC will be accomplished by the implementation of analog circuit and digital circuit in the same chip. Eventually, this chip system includes an analog circuit (Hall signal amplifier), a digital circuit (logic process block), and a frequency voltage converter (FVC) to complete the control & driving circuits. Meanwhile, experimental results are included to verify the proposed scheme and the real measurement fit theoretical analysis well.
AB - In this work, we present a single-chip design for the three-phase brushless DC motors (BDCM) system, and which is implemented by a 0.35 μm 3.3 V CMOS process. A mixed-signal IC will be accomplished by the implementation of analog circuit and digital circuit in the same chip. Eventually, this chip system includes an analog circuit (Hall signal amplifier), a digital circuit (logic process block), and a frequency voltage converter (FVC) to complete the control & driving circuits. Meanwhile, experimental results are included to verify the proposed scheme and the real measurement fit theoretical analysis well.
UR - http://www.scopus.com/inward/record.url?scp=84906908580&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906908580&partnerID=8YFLogxK
U2 - 10.1109/ISOCC.2013.6864036
DO - 10.1109/ISOCC.2013.6864036
M3 - Conference contribution
SN - 9781479911417
SP - 312
EP - 315
BT - ISOCC 2013 - 2013 International SoC Design Conference
PB - IEEE Computer Society
ER -