Hardware Design Of A Real-Time Petri Net Model For Real-Time Tasks

Chipan Hwang, Cheng Seen Ho

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A real time Petri net (KTPN) model is proposed to model the task specification of a real time system in terms of events, actions, states, and temporal constraints. The basic operations of a RTPN include executable transition identification, marking updating, temporal constraint check, and shared input/output calculation. These are timeconsuming processes on whatever computers they are executed. A hardware-implementable execution model is proposed to improve their performance. Detailed hardware designs of the event and state matching modules in the execution model are described. They employ an associative technique to provide massive parallelism needed in the modules. Moreover, the time complexities of the event and state matching modules are constant, which allows us to better control or predict the behavior of a real time task — a very important feature in a real-time system.

Original languageEnglish
Pages (from-to)481-492
Number of pages12
JournalJournal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an
Volume18
Issue number4
DOIs
Publication statusPublished - 1995 Jan 1

Fingerprint

Petri nets
Hardware
Real time systems
Computer hardware
Specifications

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{e3f0d0fb134d4c0aa4dca2e71a104035,
title = "Hardware Design Of A Real-Time Petri Net Model For Real-Time Tasks",
abstract = "A real time Petri net (KTPN) model is proposed to model the task specification of a real time system in terms of events, actions, states, and temporal constraints. The basic operations of a RTPN include executable transition identification, marking updating, temporal constraint check, and shared input/output calculation. These are timeconsuming processes on whatever computers they are executed. A hardware-implementable execution model is proposed to improve their performance. Detailed hardware designs of the event and state matching modules in the execution model are described. They employ an associative technique to provide massive parallelism needed in the modules. Moreover, the time complexities of the event and state matching modules are constant, which allows us to better control or predict the behavior of a real time task — a very important feature in a real-time system.",
author = "Chipan Hwang and Ho, {Cheng Seen}",
year = "1995",
month = "1",
day = "1",
doi = "10.1080/02533839.1995.9677713",
language = "English",
volume = "18",
pages = "481--492",
journal = "Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers",
issn = "0253-3839",
publisher = "Chinese Institute of Engineers",
number = "4",

}

TY - JOUR

T1 - Hardware Design Of A Real-Time Petri Net Model For Real-Time Tasks

AU - Hwang, Chipan

AU - Ho, Cheng Seen

PY - 1995/1/1

Y1 - 1995/1/1

N2 - A real time Petri net (KTPN) model is proposed to model the task specification of a real time system in terms of events, actions, states, and temporal constraints. The basic operations of a RTPN include executable transition identification, marking updating, temporal constraint check, and shared input/output calculation. These are timeconsuming processes on whatever computers they are executed. A hardware-implementable execution model is proposed to improve their performance. Detailed hardware designs of the event and state matching modules in the execution model are described. They employ an associative technique to provide massive parallelism needed in the modules. Moreover, the time complexities of the event and state matching modules are constant, which allows us to better control or predict the behavior of a real time task — a very important feature in a real-time system.

AB - A real time Petri net (KTPN) model is proposed to model the task specification of a real time system in terms of events, actions, states, and temporal constraints. The basic operations of a RTPN include executable transition identification, marking updating, temporal constraint check, and shared input/output calculation. These are timeconsuming processes on whatever computers they are executed. A hardware-implementable execution model is proposed to improve their performance. Detailed hardware designs of the event and state matching modules in the execution model are described. They employ an associative technique to provide massive parallelism needed in the modules. Moreover, the time complexities of the event and state matching modules are constant, which allows us to better control or predict the behavior of a real time task — a very important feature in a real-time system.

UR - http://www.scopus.com/inward/record.url?scp=0029338655&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029338655&partnerID=8YFLogxK

U2 - 10.1080/02533839.1995.9677713

DO - 10.1080/02533839.1995.9677713

M3 - Article

AN - SCOPUS:0029338655

VL - 18

SP - 481

EP - 492

JO - Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers

JF - Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers

SN - 0253-3839

IS - 4

ER -