Global routing techniques for an automatic mixed analog/digital IC layout compiler

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)


Global routing techniques for an automated analog/digital IC layout compiler are presented. The global router routes in a net-by-net, high-sensitivity-net-first order. Minimum trees are searched for the interconnection of sensitive nets and power nets. For the routing of noise nets, the router provides a net-crossing-free terminal assignment between sensitive nets and noise nets for the routing of channels. Efficient terminal assignment and extraction techniques for the router are also presented.

Original languageEnglish
Title of host publicationConference Proceedings - IEEE SOUTHEASTCON
PublisherPubl by IEEE
Number of pages5
ISBN (Print)0780300335
Publication statusPublished - 1991
EventIEEE Proceedings of the SOUTHEASTCON '91 - Williamsburg, VA, USA
Duration: 1991 Apr 81991 Apr 10

Publication series

NameConference Proceedings - IEEE SOUTHEASTCON
ISSN (Print)0734-7502


OtherIEEE Proceedings of the SOUTHEASTCON '91
CityWilliamsburg, VA, USA

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Global routing techniques for an automatic mixed analog/digital IC layout compiler'. Together they form a unique fingerprint.

Cite this