Abstract
A full-duplex transceiver for wireless inter-chip data communication in an engine controller board of hybrid electric vehicles is demonstrated. The amplitude shift keying (ASK) transceiver incorporates a clock data recovery circuit for crystalless operation as well as for simultaneous generation of a 24-GHz local oscillator signal and a 400-MHz clock for data recovery. The transceiver also integrates an on-chip antenna and a duplexer. The bit error rate (BER) degradation of RX due to the full duplex operation of transceiver with an on-chip antenna is negligible when the input power is greater than -44 dBm necessary to achieve a BER of less than 10-12. This is the first demonstration of full duplex operation for an integrated circuit incorporating an on-chip antenna. The transceiver is fabricated in a 130-nm CMOS technology and consumes 245 mW.
| Original language | English |
|---|---|
| Article number | 6508889 |
| Pages (from-to) | 1327-1342 |
| Number of pages | 16 |
| Journal | IEEE Journal of Solid-State Circuits |
| Volume | 48 |
| Issue number | 6 |
| DOIs | |
| Publication status | Published - 2013 Jun 3 |
Fingerprint
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering
Cite this
}
Full-duplex crystalless CMOS transceiver with an on-chip antenna for wireless communication in a hybrid engine controller board. / Oh, Kyujin; Sankaran, Swaminathan; Wu, Hsin Ta; Lin, Jau Jr; Hwang, Minsoon; Kenneth, K. O.
In: IEEE Journal of Solid-State Circuits, Vol. 48, No. 6, 6508889, 03.06.2013, p. 1327-1342.Research output: Contribution to journal › Article
TY - JOUR
T1 - Full-duplex crystalless CMOS transceiver with an on-chip antenna for wireless communication in a hybrid engine controller board
AU - Oh, Kyujin
AU - Sankaran, Swaminathan
AU - Wu, Hsin Ta
AU - Lin, Jau Jr
AU - Hwang, Minsoon
AU - Kenneth, K. O.
PY - 2013/6/3
Y1 - 2013/6/3
N2 - A full-duplex transceiver for wireless inter-chip data communication in an engine controller board of hybrid electric vehicles is demonstrated. The amplitude shift keying (ASK) transceiver incorporates a clock data recovery circuit for crystalless operation as well as for simultaneous generation of a 24-GHz local oscillator signal and a 400-MHz clock for data recovery. The transceiver also integrates an on-chip antenna and a duplexer. The bit error rate (BER) degradation of RX due to the full duplex operation of transceiver with an on-chip antenna is negligible when the input power is greater than -44 dBm necessary to achieve a BER of less than 10-12. This is the first demonstration of full duplex operation for an integrated circuit incorporating an on-chip antenna. The transceiver is fabricated in a 130-nm CMOS technology and consumes 245 mW.
AB - A full-duplex transceiver for wireless inter-chip data communication in an engine controller board of hybrid electric vehicles is demonstrated. The amplitude shift keying (ASK) transceiver incorporates a clock data recovery circuit for crystalless operation as well as for simultaneous generation of a 24-GHz local oscillator signal and a 400-MHz clock for data recovery. The transceiver also integrates an on-chip antenna and a duplexer. The bit error rate (BER) degradation of RX due to the full duplex operation of transceiver with an on-chip antenna is negligible when the input power is greater than -44 dBm necessary to achieve a BER of less than 10-12. This is the first demonstration of full duplex operation for an integrated circuit incorporating an on-chip antenna. The transceiver is fabricated in a 130-nm CMOS technology and consumes 245 mW.
UR - http://www.scopus.com/inward/record.url?scp=84878275535&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84878275535&partnerID=8YFLogxK
U2 - 10.1109/JSSC.2013.2257479
DO - 10.1109/JSSC.2013.2257479
M3 - Article
VL - 48
SP - 1327
EP - 1342
JO - IEEE Journal of Solid-State Circuits
JF - IEEE Journal of Solid-State Circuits
SN - 0018-9200
IS - 6
M1 - 6508889
ER -