Abstract
This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the 25th Annual International Symposium on Microarchitecture |
| Publisher | Publ by ACM |
| Pages | 29-32 |
| Number of pages | 4 |
| ISBN (Print) | 0818631759 |
| Publication status | Published - 1992 Dec 1 |
| Event | Proceedings of the 25th Annual International Symposium on Microarchitecture - Portland, OR, USA Duration: 1992 Dec 1 → 1992 Dec 4 |
Publication series
| Name | Proceedings of the 25th Annual International Symposium on Microarchitecture |
|---|
Other
| Other | Proceedings of the 25th Annual International Symposium on Microarchitecture |
|---|---|
| City | Portland, OR, USA |
| Period | 92-12-01 → 92-12-04 |
Fingerprint
All Science Journal Classification (ASJC) codes
- Engineering(all)
Cite this
}
Exploiting instruction-level parallelism with the conjugate register file scheme. / Chang, Meng-Chou; Lai, Feipei; Shang, Rung ji.
Proceedings of the 25th Annual International Symposium on Microarchitecture. Publ by ACM, 1992. p. 29-32 (Proceedings of the 25th Annual International Symposium on Microarchitecture).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
TY - GEN
T1 - Exploiting instruction-level parallelism with the conjugate register file scheme
AU - Chang, Meng-Chou
AU - Lai, Feipei
AU - Shang, Rung ji
PY - 1992/12/1
Y1 - 1992/12/1
N2 - This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.
AB - This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.
UR - http://www.scopus.com/inward/record.url?scp=0027001351&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0027001351&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0027001351
SN - 0818631759
T3 - Proceedings of the 25th Annual International Symposium on Microarchitecture
SP - 29
EP - 32
BT - Proceedings of the 25th Annual International Symposium on Microarchitecture
PB - Publ by ACM
ER -