Exploiting instruction-level parallelism with the conjugate register file scheme

Meng-Chou Chang, Feipei Lai, Rung ji Shang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.

Original languageEnglish
Title of host publicationProceedings of the 25th Annual International Symposium on Microarchitecture
PublisherPubl by ACM
Pages29-32
Number of pages4
ISBN (Print)0818631759
Publication statusPublished - 1992 Dec 1
EventProceedings of the 25th Annual International Symposium on Microarchitecture - Portland, OR, USA
Duration: 1992 Dec 11992 Dec 4

Publication series

NameProceedings of the 25th Annual International Symposium on Microarchitecture

Other

OtherProceedings of the 25th Annual International Symposium on Microarchitecture
CityPortland, OR, USA
Period92-12-0192-12-04

Fingerprint

Scheduling
Hardware

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Chang, M-C., Lai, F., & Shang, R. J. (1992). Exploiting instruction-level parallelism with the conjugate register file scheme. In Proceedings of the 25th Annual International Symposium on Microarchitecture (pp. 29-32). (Proceedings of the 25th Annual International Symposium on Microarchitecture). Publ by ACM.
Chang, Meng-Chou ; Lai, Feipei ; Shang, Rung ji. / Exploiting instruction-level parallelism with the conjugate register file scheme. Proceedings of the 25th Annual International Symposium on Microarchitecture. Publ by ACM, 1992. pp. 29-32 (Proceedings of the 25th Annual International Symposium on Microarchitecture).
@inproceedings{27abbe35f89c4beba3f0c5dcf9bd86ed,
title = "Exploiting instruction-level parallelism with the conjugate register file scheme",
abstract = "This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.",
author = "Meng-Chou Chang and Feipei Lai and Shang, {Rung ji}",
year = "1992",
month = "12",
day = "1",
language = "English",
isbn = "0818631759",
series = "Proceedings of the 25th Annual International Symposium on Microarchitecture",
publisher = "Publ by ACM",
pages = "29--32",
booktitle = "Proceedings of the 25th Annual International Symposium on Microarchitecture",

}

Chang, M-C, Lai, F & Shang, RJ 1992, Exploiting instruction-level parallelism with the conjugate register file scheme. in Proceedings of the 25th Annual International Symposium on Microarchitecture. Proceedings of the 25th Annual International Symposium on Microarchitecture, Publ by ACM, pp. 29-32, Proceedings of the 25th Annual International Symposium on Microarchitecture, Portland, OR, USA, 92-12-01.

Exploiting instruction-level parallelism with the conjugate register file scheme. / Chang, Meng-Chou; Lai, Feipei; Shang, Rung ji.

Proceedings of the 25th Annual International Symposium on Microarchitecture. Publ by ACM, 1992. p. 29-32 (Proceedings of the 25th Annual International Symposium on Microarchitecture).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Exploiting instruction-level parallelism with the conjugate register file scheme

AU - Chang, Meng-Chou

AU - Lai, Feipei

AU - Shang, Rung ji

PY - 1992/12/1

Y1 - 1992/12/1

N2 - This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.

AB - This paper proposes a new micro-architecture, called IAS-S, which takes advantage of the Conjugate Register File (CRF) scheme to support speculative execution, such as multi-level boosting and multi-way branch, without incurring excessive hardware overhead. A software technique which integrates register allocation and instruction scheduling has been developed to exploit the conjugate register file. The scheduling-conflict graph is built before the starting of register allocation so that the ability of the instruction scheduler to optimize the instruction sequence will not be severely restricted by the reuse of registers.

UR - http://www.scopus.com/inward/record.url?scp=0027001351&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027001351&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027001351

SN - 0818631759

T3 - Proceedings of the 25th Annual International Symposium on Microarchitecture

SP - 29

EP - 32

BT - Proceedings of the 25th Annual International Symposium on Microarchitecture

PB - Publ by ACM

ER -

Chang M-C, Lai F, Shang RJ. Exploiting instruction-level parallelism with the conjugate register file scheme. In Proceedings of the 25th Annual International Symposium on Microarchitecture. Publ by ACM. 1992. p. 29-32. (Proceedings of the 25th Annual International Symposium on Microarchitecture).