Enhancing boosting with semantic register in a superscalar processor

Feipei Lai, Meng-Chou Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Summary form only given, as follows. IAS-S Supports boosting with 'seminar register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, a multiway jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

Original languageEnglish
Title of host publicationConference Proceedings - Annual Symposium on Computer Architecture
PublisherPubl by IEEE
Number of pages1
ISBN (Print)0897915097
Publication statusPublished - 1992 May 1
Event19th International Symposium on Computer Architecture - Gold Coast, Aust
Duration: 1992 May 191992 May 21

Other

Other19th International Symposium on Computer Architecture
CityGold Coast, Aust
Period92-05-1992-05-21

Fingerprint

Technical presentations
Semantics

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Lai, F., & Chang, M-C. (1992). Enhancing boosting with semantic register in a superscalar processor. In Conference Proceedings - Annual Symposium on Computer Architecture Publ by IEEE.
Lai, Feipei ; Chang, Meng-Chou. / Enhancing boosting with semantic register in a superscalar processor. Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, 1992.
@inproceedings{67d9996b08aa41c8922cef357881d303,
title = "Enhancing boosting with semantic register in a superscalar processor",
abstract = "Summary form only given, as follows. IAS-S Supports boosting with 'seminar register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, a multiway jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.",
author = "Feipei Lai and Meng-Chou Chang",
year = "1992",
month = "5",
day = "1",
language = "English",
isbn = "0897915097",
booktitle = "Conference Proceedings - Annual Symposium on Computer Architecture",
publisher = "Publ by IEEE",

}

Lai, F & Chang, M-C 1992, Enhancing boosting with semantic register in a superscalar processor. in Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, 19th International Symposium on Computer Architecture, Gold Coast, Aust, 92-05-19.

Enhancing boosting with semantic register in a superscalar processor. / Lai, Feipei; Chang, Meng-Chou.

Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE, 1992.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Enhancing boosting with semantic register in a superscalar processor

AU - Lai, Feipei

AU - Chang, Meng-Chou

PY - 1992/5/1

Y1 - 1992/5/1

N2 - Summary form only given, as follows. IAS-S Supports boosting with 'seminar register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, a multiway jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

AB - Summary form only given, as follows. IAS-S Supports boosting with 'seminar register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, a multiway jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

UR - http://www.scopus.com/inward/record.url?scp=0026868359&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026868359&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0026868359

SN - 0897915097

BT - Conference Proceedings - Annual Symposium on Computer Architecture

PB - Publ by IEEE

ER -

Lai F, Chang M-C. Enhancing boosting with semantic register in a superscalar processor. In Conference Proceedings - Annual Symposium on Computer Architecture. Publ by IEEE. 1992