Enhancing boosting with semantic register in a superscalar processor

Feipei Lai, Meng Chou Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

IAS-S Supports boosting with 'semantic register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

Original languageEnglish
Title of host publicationProceedings of the Ninth Annual International Symposium on Computer Architecture
PublisherPubl by ACM
Number of pages1
ISBN (Print)0897915097
Publication statusPublished - 1993 Dec 1
EventProceedings of the 19th Annual International Symposium on Compu- ter Architecture - Gold Coast, Aust
Duration: 1992 May 191992 May 21

Publication series

NameProceedings of the Ninth Annual International Symposium on Computer Architecture

Other

OtherProceedings of the 19th Annual International Symposium on Compu- ter Architecture
CityGold Coast, Aust
Period92-05-1992-05-21

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Enhancing boosting with semantic register in a superscalar processor'. Together they form a unique fingerprint.

  • Cite this

    Lai, F., & Chang, M. C. (1993). Enhancing boosting with semantic register in a superscalar processor. In Proceedings of the Ninth Annual International Symposium on Computer Architecture (Proceedings of the Ninth Annual International Symposium on Computer Architecture). Publ by ACM.