Enhancing boosting with semantic register in a superscalar processor

Feipei Lai, Meng-Chou Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

IAS-S Supports boosting with 'semantic register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

Original languageEnglish
Title of host publicationProceedings of the Ninth Annual International Symposium on Computer Architecture
PublisherPubl by ACM
Number of pages1
ISBN (Print)0897915097
Publication statusPublished - 1993 Dec 1
EventProceedings of the 19th Annual International Symposium on Compu- ter Architecture - Gold Coast, Aust
Duration: 1992 May 191992 May 21

Other

OtherProceedings of the 19th Annual International Symposium on Compu- ter Architecture
CityGold Coast, Aust
Period92-05-1992-05-21

Fingerprint

Semantics

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Lai, F., & Chang, M-C. (1993). Enhancing boosting with semantic register in a superscalar processor. In Proceedings of the Ninth Annual International Symposium on Computer Architecture Publ by ACM.
Lai, Feipei ; Chang, Meng-Chou. / Enhancing boosting with semantic register in a superscalar processor. Proceedings of the Ninth Annual International Symposium on Computer Architecture. Publ by ACM, 1993.
@inproceedings{b266603ecda948a285c863351673b18a,
title = "Enhancing boosting with semantic register in a superscalar processor",
abstract = "IAS-S Supports boosting with 'semantic register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.",
author = "Feipei Lai and Meng-Chou Chang",
year = "1993",
month = "12",
day = "1",
language = "English",
isbn = "0897915097",
booktitle = "Proceedings of the Ninth Annual International Symposium on Computer Architecture",
publisher = "Publ by ACM",

}

Lai, F & Chang, M-C 1993, Enhancing boosting with semantic register in a superscalar processor. in Proceedings of the Ninth Annual International Symposium on Computer Architecture. Publ by ACM, Proceedings of the 19th Annual International Symposium on Compu- ter Architecture, Gold Coast, Aust, 92-05-19.

Enhancing boosting with semantic register in a superscalar processor. / Lai, Feipei; Chang, Meng-Chou.

Proceedings of the Ninth Annual International Symposium on Computer Architecture. Publ by ACM, 1993.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Enhancing boosting with semantic register in a superscalar processor

AU - Lai, Feipei

AU - Chang, Meng-Chou

PY - 1993/12/1

Y1 - 1993/12/1

N2 - IAS-S Supports boosting with 'semantic register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

AB - IAS-S Supports boosting with 'semantic register' and boosting boundary register to remove the dependences caused by conditional branches. In IAS-S, there is no dedicated shadow register file, and multiple levels of boosting is supported without multiple copies of register files. Any general-purpose register in IAS-S can be regarded as a sequential register or a shadow register flexibly. Furthermore, multi-way jump mechanism is combined with boosting to reduce the penalty due to frequent control transfers.

UR - http://www.scopus.com/inward/record.url?scp=0027837795&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027837795&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0897915097

BT - Proceedings of the Ninth Annual International Symposium on Computer Architecture

PB - Publ by ACM

ER -

Lai F, Chang M-C. Enhancing boosting with semantic register in a superscalar processor. In Proceedings of the Ninth Annual International Symposium on Computer Architecture. Publ by ACM. 1993