Design of delay-locked loop for wide frequency locking range

Hsun-Hsiang Chen, Zih Hsiang Wong, Shen Li Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz ∼ 151 MHz to 54 MHz ∼ 250 MHz, and the power dissipation increases from 2.47 mW ∼ 3.33 mW to 6.7 mW ∼ 14 mW.

Original languageEnglish
Title of host publicationISOCC 2013 - 2013 International SoC Design Conference
PublisherIEEE Computer Society
Pages302-305
Number of pages4
ISBN (Print)9781479911417
DOIs
Publication statusPublished - 2013 Jan 1
Event2013 International SoC Design Conference, ISOCC 2013 - Busan, Korea, Republic of
Duration: 2013 Nov 172013 Nov 19

Other

Other2013 International SoC Design Conference, ISOCC 2013
CountryKorea, Republic of
CityBusan
Period13-11-1713-11-19

Fingerprint

Networks (circuits)
Energy dissipation
Bias currents
Electric potential

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Chen, H-H., Wong, Z. H., & Chen, S. L. (2013). Design of delay-locked loop for wide frequency locking range. In ISOCC 2013 - 2013 International SoC Design Conference (pp. 302-305). [6864033] IEEE Computer Society. https://doi.org/10.1109/ISOCC.2013.6864033
Chen, Hsun-Hsiang ; Wong, Zih Hsiang ; Chen, Shen Li. / Design of delay-locked loop for wide frequency locking range. ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. pp. 302-305
@inproceedings{5ade9c1d3bd5474682fd74064fe6da14,
title = "Design of delay-locked loop for wide frequency locking range",
abstract = "In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz ∼ 151 MHz to 54 MHz ∼ 250 MHz, and the power dissipation increases from 2.47 mW ∼ 3.33 mW to 6.7 mW ∼ 14 mW.",
author = "Hsun-Hsiang Chen and Wong, {Zih Hsiang} and Chen, {Shen Li}",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/ISOCC.2013.6864033",
language = "English",
isbn = "9781479911417",
pages = "302--305",
booktitle = "ISOCC 2013 - 2013 International SoC Design Conference",
publisher = "IEEE Computer Society",
address = "United States",

}

Chen, H-H, Wong, ZH & Chen, SL 2013, Design of delay-locked loop for wide frequency locking range. in ISOCC 2013 - 2013 International SoC Design Conference., 6864033, IEEE Computer Society, pp. 302-305, 2013 International SoC Design Conference, ISOCC 2013, Busan, Korea, Republic of, 13-11-17. https://doi.org/10.1109/ISOCC.2013.6864033

Design of delay-locked loop for wide frequency locking range. / Chen, Hsun-Hsiang; Wong, Zih Hsiang; Chen, Shen Li.

ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. p. 302-305 6864033.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design of delay-locked loop for wide frequency locking range

AU - Chen, Hsun-Hsiang

AU - Wong, Zih Hsiang

AU - Chen, Shen Li

PY - 2013/1/1

Y1 - 2013/1/1

N2 - In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz ∼ 151 MHz to 54 MHz ∼ 250 MHz, and the power dissipation increases from 2.47 mW ∼ 3.33 mW to 6.7 mW ∼ 14 mW.

AB - In order to increase the frequency locking range, a delay-locked loop (DLL) circuit with frequency to voltage converter (FVC) and phase select circuit is described. For the low power dissipation consideration, the circuit's bias current is keep at lower level. The simulation results show that the operating frequency range extend from 106 MHz ∼ 151 MHz to 54 MHz ∼ 250 MHz, and the power dissipation increases from 2.47 mW ∼ 3.33 mW to 6.7 mW ∼ 14 mW.

UR - http://www.scopus.com/inward/record.url?scp=84906899467&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906899467&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2013.6864033

DO - 10.1109/ISOCC.2013.6864033

M3 - Conference contribution

AN - SCOPUS:84906899467

SN - 9781479911417

SP - 302

EP - 305

BT - ISOCC 2013 - 2013 International SoC Design Conference

PB - IEEE Computer Society

ER -

Chen H-H, Wong ZH, Chen SL. Design of delay-locked loop for wide frequency locking range. In ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society. 2013. p. 302-305. 6864033 https://doi.org/10.1109/ISOCC.2013.6864033