Design of an area-efficient one-dimensional median filter

Ren-Der Chen, Pei Yin Chen, Chun Hsien Yeh

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

An area-efficient 1-D median filter based on the sorting network is presented in this brief. It is a word-level filter, storing the samples in the window in descending order according to their values. When a sample enters the window, the oldest sample is removed, and the new sample is inserted in an appropriate position to preserve the sorting of samples. To increase the throughput, the deletion and insertion of samples are performed in one clock cycle, so that the median output is generated at each cycle. The experimental results have shown the improved area efficiency of our design in comparison with previous work.

Original languageEnglish
Article number6587493
Pages (from-to)662-666
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume60
Issue number10
DOIs
Publication statusPublished - 2013 Sep 2

Fingerprint

Median filters
Sorting
Clocks
Throughput

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{7f46eb06a03e4196add13aa579c55db0,
title = "Design of an area-efficient one-dimensional median filter",
abstract = "An area-efficient 1-D median filter based on the sorting network is presented in this brief. It is a word-level filter, storing the samples in the window in descending order according to their values. When a sample enters the window, the oldest sample is removed, and the new sample is inserted in an appropriate position to preserve the sorting of samples. To increase the throughput, the deletion and insertion of samples are performed in one clock cycle, so that the median output is generated at each cycle. The experimental results have shown the improved area efficiency of our design in comparison with previous work.",
author = "Ren-Der Chen and Chen, {Pei Yin} and Yeh, {Chun Hsien}",
year = "2013",
month = "9",
day = "2",
doi = "10.1109/TCSII.2013.2277987",
language = "English",
volume = "60",
pages = "662--666",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

Design of an area-efficient one-dimensional median filter. / Chen, Ren-Der; Chen, Pei Yin; Yeh, Chun Hsien.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 60, No. 10, 6587493, 02.09.2013, p. 662-666.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of an area-efficient one-dimensional median filter

AU - Chen, Ren-Der

AU - Chen, Pei Yin

AU - Yeh, Chun Hsien

PY - 2013/9/2

Y1 - 2013/9/2

N2 - An area-efficient 1-D median filter based on the sorting network is presented in this brief. It is a word-level filter, storing the samples in the window in descending order according to their values. When a sample enters the window, the oldest sample is removed, and the new sample is inserted in an appropriate position to preserve the sorting of samples. To increase the throughput, the deletion and insertion of samples are performed in one clock cycle, so that the median output is generated at each cycle. The experimental results have shown the improved area efficiency of our design in comparison with previous work.

AB - An area-efficient 1-D median filter based on the sorting network is presented in this brief. It is a word-level filter, storing the samples in the window in descending order according to their values. When a sample enters the window, the oldest sample is removed, and the new sample is inserted in an appropriate position to preserve the sorting of samples. To increase the throughput, the deletion and insertion of samples are performed in one clock cycle, so that the median output is generated at each cycle. The experimental results have shown the improved area efficiency of our design in comparison with previous work.

UR - http://www.scopus.com/inward/record.url?scp=84886727551&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84886727551&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2013.2277987

DO - 10.1109/TCSII.2013.2277987

M3 - Article

AN - SCOPUS:84886727551

VL - 60

SP - 662

EP - 666

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 10

M1 - 6587493

ER -