Design of a two-phase adiabatic content-addressable memory

Meng Chou Chang; Yen Ting Kuo

doi:10.1007/978-3-642-21762-3_75

Design of a two-phase adiabatic content-addressable memory

Meng Chou Chang, Yen Ting Kuo

Department of Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper presents the design of a two-phase adiabatic CAM, which achieves low-power dissipation by employing adiabatic operation and two-step data matching. The proposed adiabatic CAM can recycle the charge on match lines and keep the voltage drop between the power clocks and the output nodes close to zero during the charging/discharging process, leading to lower power dissipation. Also, the match-line in each CAM word is partitioned into two segments, and the second segment is selectively charged/discharged according to the match result of the first segment. If the match result of the first word segment is mismatch, the charging/discharging of the second segment of the match-line will be eliminated, further reducing the power dissipation. Simulation results show that the proposed two-phase adiabatic CAM with 64 words×144 bits can achieve a power reduction of 16.9% compared to the traditional single-phase adiabatic CAM at an operating frequency of 500 MHz.

Original language	English
Title of host publication	Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011
Pages	577-583
Number of pages	7
Edition	VOL. 4
DOIs	https://doi.org/10.1007/978-3-642-21762-3_75
Publication status	Published - 2011 Dec 1
Event	2011 International Conference on Electric and Electronics, EEIC 2011 - Nanchang, China Duration: 2011 Jun 20 → 2011 Jun 22

Publication series

Name	Lecture Notes in Electrical Engineering
Number	VOL. 4
Volume	100 LNEE
ISSN (Print)	1876-1100
ISSN (Electronic)	1876-1119

Other

Other	2011 International Conference on Electric and Electronics, EEIC 2011
Country	China
City	Nanchang
Period	11-06-20 → 11-06-22

Fingerprint

All Science Journal Classification (ASJC) codes

Industrial and Manufacturing Engineering

Cite this

Chang, M. C., & Kuo, Y. T. (2011). Design of a two-phase adiabatic content-addressable memory. In Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011 (VOL. 4 ed., pp. 577-583). (Lecture Notes in Electrical Engineering; Vol. 100 LNEE, No. VOL. 4). https://doi.org/10.1007/978-3-642-21762-3_75

@inproceedings{683202b02e6c49639812f723f275164b,

title = "Design of a two-phase adiabatic content-addressable memory",

abstract = "This paper presents the design of a two-phase adiabatic CAM, which achieves low-power dissipation by employing adiabatic operation and two-step data matching. The proposed adiabatic CAM can recycle the charge on match lines and keep the voltage drop between the power clocks and the output nodes close to zero during the charging/discharging process, leading to lower power dissipation. Also, the match-line in each CAM word is partitioned into two segments, and the second segment is selectively charged/discharged according to the match result of the first segment. If the match result of the first word segment is mismatch, the charging/discharging of the second segment of the match-line will be eliminated, further reducing the power dissipation. Simulation results show that the proposed two-phase adiabatic CAM with 64 words×144 bits can achieve a power reduction of 16.9% compared to the traditional single-phase adiabatic CAM at an operating frequency of 500 MHz.",

author = "Chang, {Meng Chou} and Kuo, {Yen Ting}",

year = "2011",

month = dec

day = "1",

doi = "10.1007/978-3-642-21762-3_75",

language = "English",

isbn = "9783642217616",

series = "Lecture Notes in Electrical Engineering",

number = "VOL. 4",

pages = "577--583",

booktitle = "Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011",

edition = "VOL. 4",

note = "2011 International Conference on Electric and Electronics, EEIC 2011 ; Conference date: 20-06-2011 Through 22-06-2011",

}

Chang, MC & Kuo, YT 2011, Design of a two-phase adiabatic content-addressable memory. in Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011. VOL. 4 edn, Lecture Notes in Electrical Engineering, no. VOL. 4, vol. 100 LNEE, pp. 577-583, 2011 International Conference on Electric and Electronics, EEIC 2011, Nanchang, China, 11-06-20. https://doi.org/10.1007/978-3-642-21762-3_75

Design of a two-phase adiabatic content-addressable memory. / Chang, Meng Chou; Kuo, Yen Ting.

Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011. VOL. 4. ed. 2011. p. 577-583 (Lecture Notes in Electrical Engineering; Vol. 100 LNEE, No. VOL. 4).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Design of a two-phase adiabatic content-addressable memory

AU - Chang, Meng Chou

AU - Kuo, Yen Ting

PY - 2011/12/1

Y1 - 2011/12/1

N2 - This paper presents the design of a two-phase adiabatic CAM, which achieves low-power dissipation by employing adiabatic operation and two-step data matching. The proposed adiabatic CAM can recycle the charge on match lines and keep the voltage drop between the power clocks and the output nodes close to zero during the charging/discharging process, leading to lower power dissipation. Also, the match-line in each CAM word is partitioned into two segments, and the second segment is selectively charged/discharged according to the match result of the first segment. If the match result of the first word segment is mismatch, the charging/discharging of the second segment of the match-line will be eliminated, further reducing the power dissipation. Simulation results show that the proposed two-phase adiabatic CAM with 64 words×144 bits can achieve a power reduction of 16.9% compared to the traditional single-phase adiabatic CAM at an operating frequency of 500 MHz.

AB - This paper presents the design of a two-phase adiabatic CAM, which achieves low-power dissipation by employing adiabatic operation and two-step data matching. The proposed adiabatic CAM can recycle the charge on match lines and keep the voltage drop between the power clocks and the output nodes close to zero during the charging/discharging process, leading to lower power dissipation. Also, the match-line in each CAM word is partitioned into two segments, and the second segment is selectively charged/discharged according to the match result of the first segment. If the match result of the first word segment is mismatch, the charging/discharging of the second segment of the match-line will be eliminated, further reducing the power dissipation. Simulation results show that the proposed two-phase adiabatic CAM with 64 words×144 bits can achieve a power reduction of 16.9% compared to the traditional single-phase adiabatic CAM at an operating frequency of 500 MHz.

UR - http://www.scopus.com/inward/record.url?scp=84856966624&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856966624&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-21762-3_75

DO - 10.1007/978-3-642-21762-3_75

M3 - Conference contribution

AN - SCOPUS:84856966624

SN - 9783642217616

T3 - Lecture Notes in Electrical Engineering

SP - 577

EP - 583

BT - Communication Systems and Information Technology - Selected Papers from the 2011 International Conference on Electric and Electronics, EEIC 2011

T2 - 2011 International Conference on Electric and Electronics, EEIC 2011

Y2 - 20 June 2011 through 22 June 2011

ER -

Access to Document

10.1007/978-3-642-21762-3_75