Design of a transparent pipeline based on synchronous elastic circuits

Ren-Der Chen, Sheng Hung Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This chapter presents a transparent pipeline architecture based on the synchronous elastic circuits. Compared with a traditional synchronous pipeline, a transparent pipeline can reduce dynamic clock power dissipation by reducing the amount of clock pulses required for data latching. Moreover, with the help of the synchronous elastic properties, our design can also provide tolerance to variations in computation and communication delays. The proposed architecture has been implemented by the Verilog HDL and synthesized with Altera Quartus II. The experimental results performed on a five-stage pipeline have also shown the power efficiency of our architecture.

Original languageEnglish
Title of host publicationIntelligent Technologies and Engineering Systems
Pages625-631
Number of pages7
DOIs
Publication statusPublished - 2013 Aug 8
Event2012 1st International Conference on Intelligent Technologies and Engineering Systems, ICITES 2012 - Changhua, Taiwan
Duration: 2012 Dec 132012 Dec 15

Publication series

NameLecture Notes in Electrical Engineering
Volume234 LNEE
ISSN (Print)1876-1100
ISSN (Electronic)1876-1119

Other

Other2012 1st International Conference on Intelligent Technologies and Engineering Systems, ICITES 2012
CountryTaiwan
CityChanghua
Period12-12-1312-12-15

Fingerprint

Pipelines
Networks (circuits)
Clocks
Computer hardware description languages
Energy dissipation
Communication

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering

Cite this

Chen, R-D., & Chang, S. H. (2013). Design of a transparent pipeline based on synchronous elastic circuits. In Intelligent Technologies and Engineering Systems (pp. 625-631). (Lecture Notes in Electrical Engineering; Vol. 234 LNEE). https://doi.org/10.1007/978-1-4614-6747-2_73
Chen, Ren-Der ; Chang, Sheng Hung. / Design of a transparent pipeline based on synchronous elastic circuits. Intelligent Technologies and Engineering Systems. 2013. pp. 625-631 (Lecture Notes in Electrical Engineering).
@inproceedings{6ecfd9ea97d94a53975dd13693628105,
title = "Design of a transparent pipeline based on synchronous elastic circuits",
abstract = "This chapter presents a transparent pipeline architecture based on the synchronous elastic circuits. Compared with a traditional synchronous pipeline, a transparent pipeline can reduce dynamic clock power dissipation by reducing the amount of clock pulses required for data latching. Moreover, with the help of the synchronous elastic properties, our design can also provide tolerance to variations in computation and communication delays. The proposed architecture has been implemented by the Verilog HDL and synthesized with Altera Quartus II. The experimental results performed on a five-stage pipeline have also shown the power efficiency of our architecture.",
author = "Ren-Der Chen and Chang, {Sheng Hung}",
year = "2013",
month = "8",
day = "8",
doi = "10.1007/978-1-4614-6747-2_73",
language = "English",
isbn = "9781461467465",
series = "Lecture Notes in Electrical Engineering",
pages = "625--631",
booktitle = "Intelligent Technologies and Engineering Systems",

}

Chen, R-D & Chang, SH 2013, Design of a transparent pipeline based on synchronous elastic circuits. in Intelligent Technologies and Engineering Systems. Lecture Notes in Electrical Engineering, vol. 234 LNEE, pp. 625-631, 2012 1st International Conference on Intelligent Technologies and Engineering Systems, ICITES 2012, Changhua, Taiwan, 12-12-13. https://doi.org/10.1007/978-1-4614-6747-2_73

Design of a transparent pipeline based on synchronous elastic circuits. / Chen, Ren-Der; Chang, Sheng Hung.

Intelligent Technologies and Engineering Systems. 2013. p. 625-631 (Lecture Notes in Electrical Engineering; Vol. 234 LNEE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design of a transparent pipeline based on synchronous elastic circuits

AU - Chen, Ren-Der

AU - Chang, Sheng Hung

PY - 2013/8/8

Y1 - 2013/8/8

N2 - This chapter presents a transparent pipeline architecture based on the synchronous elastic circuits. Compared with a traditional synchronous pipeline, a transparent pipeline can reduce dynamic clock power dissipation by reducing the amount of clock pulses required for data latching. Moreover, with the help of the synchronous elastic properties, our design can also provide tolerance to variations in computation and communication delays. The proposed architecture has been implemented by the Verilog HDL and synthesized with Altera Quartus II. The experimental results performed on a five-stage pipeline have also shown the power efficiency of our architecture.

AB - This chapter presents a transparent pipeline architecture based on the synchronous elastic circuits. Compared with a traditional synchronous pipeline, a transparent pipeline can reduce dynamic clock power dissipation by reducing the amount of clock pulses required for data latching. Moreover, with the help of the synchronous elastic properties, our design can also provide tolerance to variations in computation and communication delays. The proposed architecture has been implemented by the Verilog HDL and synthesized with Altera Quartus II. The experimental results performed on a five-stage pipeline have also shown the power efficiency of our architecture.

UR - http://www.scopus.com/inward/record.url?scp=84881037675&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881037675&partnerID=8YFLogxK

U2 - 10.1007/978-1-4614-6747-2_73

DO - 10.1007/978-1-4614-6747-2_73

M3 - Conference contribution

AN - SCOPUS:84881037675

SN - 9781461467465

T3 - Lecture Notes in Electrical Engineering

SP - 625

EP - 631

BT - Intelligent Technologies and Engineering Systems

ER -

Chen R-D, Chang SH. Design of a transparent pipeline based on synchronous elastic circuits. In Intelligent Technologies and Engineering Systems. 2013. p. 625-631. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-1-4614-6747-2_73