Design of a high gain LNA for wideband applications

Chia Wei Chang; Zhi-Ming Lin

doi:10.1109/ICICS.2009.5397557

Design of a high gain LNA for wideband applications

Chia Wei Chang, Zhi-Ming Lin

Department of Computer Science and Information Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A 2-6 GHz WiMAX low noise amplifier (LNA) is designed and implemented in 0.18-μm CMOS process. This low noise amplifier utilizes a current-reused technique, and a high-pass input matching network. The LNA presents a maximum power gain of 18.4 dB at 2 GHz. The minimum noise figure (NF) is 2.1dB. S11 is less than -16 dB. The total power consumption is 17.4 mW under a 1.8V power supply. The chip size is 1.69 mm².

Original language	English
Title of host publication	ICICS 2009 - Conference Proceedings of the 7th International Conference on Information, Communications and Signal Processing
DOIs	https://doi.org/10.1109/ICICS.2009.5397557
Publication status	Published - 2009 Dec 1
Event	7th International Conference on Information, Communications and Signal Processing, ICICS 2009 - Macau Fisherman's Wharf, Macao Duration: 2009 Dec 8 → 2009 Dec 10

Other

Other	7th International Conference on Information, Communications and Signal Processing, ICICS 2009
Country	Macao
City	Macau Fisherman's Wharf
Period	09-12-08 → 09-12-10

All Science Journal Classification (ASJC) codes

Computer Networks and Communications
Information Systems
Signal Processing

Access to Document

10.1109/ICICS.2009.5397557

Fingerprint Dive into the research topics of 'Design of a high gain LNA for wideband applications'. Together they form a unique fingerprint.

Cite this

@inproceedings{5dfd2d3864bd43128e6f96b5dd1ff146,

title = "Design of a high gain LNA for wideband applications",

abstract = "A 2-6 GHz WiMAX low noise amplifier (LNA) is designed and implemented in 0.18-μm CMOS process. This low noise amplifier utilizes a current-reused technique, and a high-pass input matching network. The LNA presents a maximum power gain of 18.4 dB at 2 GHz. The minimum noise figure (NF) is 2.1dB. S11 is less than -16 dB. The total power consumption is 17.4 mW under a 1.8V power supply. The chip size is 1.69 mm2.",

author = "Chang, {Chia Wei} and Zhi-Ming Lin",

year = "2009",

month = dec,

day = "1",

doi = "10.1109/ICICS.2009.5397557",

language = "English",

isbn = "9781424446575",

booktitle = "ICICS 2009 - Conference Proceedings of the 7th International Conference on Information, Communications and Signal Processing",

note = "7th International Conference on Information, Communications and Signal Processing, ICICS 2009 ; Conference date: 08-12-2009 Through 10-12-2009",

}

Chang, CW & Lin, Z-M 2009, Design of a high gain LNA for wideband applications. in ICICS 2009 - Conference Proceedings of the 7th International Conference on Information, Communications and Signal Processing., 5397557, 7th International Conference on Information, Communications and Signal Processing, ICICS 2009, Macau Fisherman's Wharf, Macao, 09-12-08. https://doi.org/10.1109/ICICS.2009.5397557

TY - GEN

T1 - Design of a high gain LNA for wideband applications

AU - Chang, Chia Wei

AU - Lin, Zhi-Ming

PY - 2009/12/1

Y1 - 2009/12/1

N2 - A 2-6 GHz WiMAX low noise amplifier (LNA) is designed and implemented in 0.18-μm CMOS process. This low noise amplifier utilizes a current-reused technique, and a high-pass input matching network. The LNA presents a maximum power gain of 18.4 dB at 2 GHz. The minimum noise figure (NF) is 2.1dB. S11 is less than -16 dB. The total power consumption is 17.4 mW under a 1.8V power supply. The chip size is 1.69 mm2.

AB - A 2-6 GHz WiMAX low noise amplifier (LNA) is designed and implemented in 0.18-μm CMOS process. This low noise amplifier utilizes a current-reused technique, and a high-pass input matching network. The LNA presents a maximum power gain of 18.4 dB at 2 GHz. The minimum noise figure (NF) is 2.1dB. S11 is less than -16 dB. The total power consumption is 17.4 mW under a 1.8V power supply. The chip size is 1.69 mm2.

UR - http://www.scopus.com/inward/record.url?scp=77949652172&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949652172&partnerID=8YFLogxK

U2 - 10.1109/ICICS.2009.5397557

DO - 10.1109/ICICS.2009.5397557

M3 - Conference contribution

AN - SCOPUS:77949652172

SN - 9781424446575

BT - ICICS 2009 - Conference Proceedings of the 7th International Conference on Information, Communications and Signal Processing

T2 - 7th International Conference on Information, Communications and Signal Processing, ICICS 2009

Y2 - 8 December 2009 through 10 December 2009

ER -