Comparison of two data hazard handling schemes for asynchronous pipelined processors

Meng-Chou Chang, Da Sen Shiau

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Since asynchronous logic adopts a distributed control scheme, the traditional methods for handling hazards in synchronous processors cannot be directly applied to asynchronous processors. Recently, the data hazard detection table (DHDT) scheme has been regarded as an effective method for handling data hazards in asynchronous processors. In this paper, two asynchronous data hazard handling schemes, the DHDT scheme and the proposed destination register chain (DRC) scheme, are compared in terms of performance and hardware complexity. In order to evaluate these two data hazard handling schemes, we have used the Balsa asynchronous synthesis system to implement two asynchronous pipelined processors, AsynRISC-DHDT and AsynRISC-DRC, which employ DHDT and DRC, respectively, to deal with data hazards. Experimental results show that AsynRISC-DRC can achieve a 13% reduction in hardware area cost and a performance gain of 22.1% compared with AsynRISC-DHDT.

Original languageEnglish
Title of host publicationProceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010
Pages36-40
Number of pages5
DOIs
Publication statusPublished - 2010 Nov 1
Event2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010 - Chengdu, China
Duration: 2010 Jul 92010 Jul 11

Publication series

NameProceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010
Volume4

Other

Other2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010
CountryChina
CityChengdu
Period10-07-0910-07-11

Fingerprint

Hazards
Hardware
Data handling
Costs

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Electrical and Electronic Engineering

Cite this

Chang, M-C., & Shiau, D. S. (2010). Comparison of two data hazard handling schemes for asynchronous pipelined processors. In Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010 (pp. 36-40). [5563539] (Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010; Vol. 4). https://doi.org/10.1109/ICCSIT.2010.5563539
Chang, Meng-Chou ; Shiau, Da Sen. / Comparison of two data hazard handling schemes for asynchronous pipelined processors. Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010. 2010. pp. 36-40 (Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010).
@inproceedings{e30e0ce0379c40c191dd26d541a86e5d,
title = "Comparison of two data hazard handling schemes for asynchronous pipelined processors",
abstract = "Since asynchronous logic adopts a distributed control scheme, the traditional methods for handling hazards in synchronous processors cannot be directly applied to asynchronous processors. Recently, the data hazard detection table (DHDT) scheme has been regarded as an effective method for handling data hazards in asynchronous processors. In this paper, two asynchronous data hazard handling schemes, the DHDT scheme and the proposed destination register chain (DRC) scheme, are compared in terms of performance and hardware complexity. In order to evaluate these two data hazard handling schemes, we have used the Balsa asynchronous synthesis system to implement two asynchronous pipelined processors, AsynRISC-DHDT and AsynRISC-DRC, which employ DHDT and DRC, respectively, to deal with data hazards. Experimental results show that AsynRISC-DRC can achieve a 13{\%} reduction in hardware area cost and a performance gain of 22.1{\%} compared with AsynRISC-DHDT.",
author = "Meng-Chou Chang and Shiau, {Da Sen}",
year = "2010",
month = "11",
day = "1",
doi = "10.1109/ICCSIT.2010.5563539",
language = "English",
isbn = "9781424455386",
series = "Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010",
pages = "36--40",
booktitle = "Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010",

}

Chang, M-C & Shiau, DS 2010, Comparison of two data hazard handling schemes for asynchronous pipelined processors. in Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010., 5563539, Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010, vol. 4, pp. 36-40, 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010, Chengdu, China, 10-07-09. https://doi.org/10.1109/ICCSIT.2010.5563539

Comparison of two data hazard handling schemes for asynchronous pipelined processors. / Chang, Meng-Chou; Shiau, Da Sen.

Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010. 2010. p. 36-40 5563539 (Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010; Vol. 4).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Comparison of two data hazard handling schemes for asynchronous pipelined processors

AU - Chang, Meng-Chou

AU - Shiau, Da Sen

PY - 2010/11/1

Y1 - 2010/11/1

N2 - Since asynchronous logic adopts a distributed control scheme, the traditional methods for handling hazards in synchronous processors cannot be directly applied to asynchronous processors. Recently, the data hazard detection table (DHDT) scheme has been regarded as an effective method for handling data hazards in asynchronous processors. In this paper, two asynchronous data hazard handling schemes, the DHDT scheme and the proposed destination register chain (DRC) scheme, are compared in terms of performance and hardware complexity. In order to evaluate these two data hazard handling schemes, we have used the Balsa asynchronous synthesis system to implement two asynchronous pipelined processors, AsynRISC-DHDT and AsynRISC-DRC, which employ DHDT and DRC, respectively, to deal with data hazards. Experimental results show that AsynRISC-DRC can achieve a 13% reduction in hardware area cost and a performance gain of 22.1% compared with AsynRISC-DHDT.

AB - Since asynchronous logic adopts a distributed control scheme, the traditional methods for handling hazards in synchronous processors cannot be directly applied to asynchronous processors. Recently, the data hazard detection table (DHDT) scheme has been regarded as an effective method for handling data hazards in asynchronous processors. In this paper, two asynchronous data hazard handling schemes, the DHDT scheme and the proposed destination register chain (DRC) scheme, are compared in terms of performance and hardware complexity. In order to evaluate these two data hazard handling schemes, we have used the Balsa asynchronous synthesis system to implement two asynchronous pipelined processors, AsynRISC-DHDT and AsynRISC-DRC, which employ DHDT and DRC, respectively, to deal with data hazards. Experimental results show that AsynRISC-DRC can achieve a 13% reduction in hardware area cost and a performance gain of 22.1% compared with AsynRISC-DHDT.

UR - http://www.scopus.com/inward/record.url?scp=77958540544&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77958540544&partnerID=8YFLogxK

U2 - 10.1109/ICCSIT.2010.5563539

DO - 10.1109/ICCSIT.2010.5563539

M3 - Conference contribution

AN - SCOPUS:77958540544

SN - 9781424455386

T3 - Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010

SP - 36

EP - 40

BT - Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010

ER -

Chang M-C, Shiau DS. Comparison of two data hazard handling schemes for asynchronous pipelined processors. In Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010. 2010. p. 36-40. 5563539. (Proceedings - 2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010). https://doi.org/10.1109/ICCSIT.2010.5563539