Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs

Tsung-Yi Wu; Tzi Wei Kao; Shi Yi Huang; Tai Lun Li; How Rern Lin

doi:10.1109/ASPDAC.2010.5419842

Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs

Tsung-Yi Wu, Tzi Wei Kao, Shi Yi Huang, Tai Lun Li, How Rern Lin

Department of Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

In a typical synchronous SoC design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggering-edge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core or block of a given IP-based SoC design. The goal of the algorithms is to reduce the peak current of the design. Experimental results show that our algorithms can reduce peak currents up to 56.3%.

Original language	English
Title of host publication	2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
Pages	444-449
Number of pages	6
DOIs	https://doi.org/10.1109/ASPDAC.2010.5419842
Publication status	Published - 2010 Apr 28
Event	2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 - Taipei, Taiwan Duration: 2010 Jan 18 → 2010 Jan 21

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
Country	Taiwan
City	Taipei
Period	10-01-18 → 10-01-21

Fingerprint

All Science Journal Classification (ASJC) codes

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Cite this

Wu, T-Y., Kao, T. W., Huang, S. Y., Li, T. L., & Lin, H. R. (2010). Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 (pp. 444-449). [5419842] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419842

@inproceedings{a54702c08ed24179ba46d0e76b56e136,

title = "Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs",

abstract = "In a typical synchronous SoC design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggering-edge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core or block of a given IP-based SoC design. The goal of the algorithms is to reduce the peak current of the design. Experimental results show that our algorithms can reduce peak currents up to 56.3%.",

author = "Tsung-Yi Wu and Kao, {Tzi Wei} and Huang, {Shi Yi} and Li, {Tai Lun} and Lin, {How Rern}",

year = "2010",

month = apr

day = "28",

doi = "10.1109/ASPDAC.2010.5419842",

language = "English",

isbn = "9781424457656",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "444--449",

booktitle = "2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010",

note = "2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 ; Conference date: 18-01-2010 Through 21-01-2010",

}

Wu, T-Y, Kao, TW, Huang, SY, Li, TL & Lin, HR 2010, Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. in 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010., 5419842, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 444-449, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, 10-01-18. https://doi.org/10.1109/ASPDAC.2010.5419842

Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. / Wu, Tsung-Yi; Kao, Tzi Wei; Huang, Shi Yi; Li, Tai Lun; Lin, How Rern.

2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 444-449 5419842 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs

AU - Wu, Tsung-Yi

AU - Kao, Tzi Wei

AU - Huang, Shi Yi

AU - Li, Tai Lun

AU - Lin, How Rern

PY - 2010/4/28

Y1 - 2010/4/28

N2 - In a typical synchronous SoC design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggering-edge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core or block of a given IP-based SoC design. The goal of the algorithms is to reduce the peak current of the design. Experimental results show that our algorithms can reduce peak currents up to 56.3%.

AB - In a typical synchronous SoC design, a huge peak current often occurs near the time of an active clock edge because of aggregate switching of a large number of transistors. The number of aggregate switching transistors can be lessened if the SoC design can use a clock scheme of mixed rising and falling triggering edges rather than one of pure rising (falling) triggering edges. In this paper, we propose a clock-triggering-edge assignment technique and algorithms that can assign either a rising triggering edge or a falling triggering edge to each clock of each IP core or block of a given IP-based SoC design. The goal of the algorithms is to reduce the peak current of the design. Experimental results show that our algorithms can reduce peak currents up to 56.3%.

UR - http://www.scopus.com/inward/record.url?scp=77951217014&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951217014&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2010.5419842

DO - 10.1109/ASPDAC.2010.5419842

M3 - Conference contribution

AN - SCOPUS:77951217014

SN - 9781424457656

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 444

EP - 449

BT - 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010

T2 - 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010

Y2 - 18 January 2010 through 21 January 2010

ER -

Wu T-Y, Kao TW, Huang SY, Li TL, Lin HR. Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 444-449. 5419842. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419842

Access to Document

10.1109/ASPDAC.2010.5419842