Cluster error correction for real-time channels by unbound rotation of two-dimensional parity-check codes

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Circuit-level real-time channels like through-silicon vias generally admit only several levels of logic gates for decoding within a clock cycle. From our study two-dimensional parity check has the greatest potential for on-line monitoring and correcting. The bounded rotation scheme for cyclic decoding is first applied in real-time channels with four times of relative correctable cluster size. An unbound rotation scheme is further proposed for higher cluster error correcting capacitance. For an array with a long length H and a narrow width W, the correctable cluster error size can be improved from W to H. From circuit simulation both proposed schemes take only 1.45 ns and 0.76 ns of time penalties respectively. From block error rate analyses under a reasonable coupling model based on conditional probability posterior to additive white Gaussian noised binary symmetric channels, error rate reduction can be improved to 104 times in a 9 dB SNR.

Original languageEnglish
Article number7088552
Pages (from-to)917-920
Number of pages4
JournalIEEE Communications Letters
Volume19
Issue number6
DOIs
Publication statusPublished - 2015 Jun 1

Fingerprint

Error correction
Error Correction
Parity
Real-time
Decoding
Error Rate
Circuit Simulation
Capacitance
Conditional probability
Penalty
Logic gates
Circuit simulation
Silicon
Monitoring
Logic
Model-based
Binary
Cycle
Clocks
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Modelling and Simulation
  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

@article{d00edfa31e0a495491912be4016a9fa3,
title = "Cluster error correction for real-time channels by unbound rotation of two-dimensional parity-check codes",
abstract = "Circuit-level real-time channels like through-silicon vias generally admit only several levels of logic gates for decoding within a clock cycle. From our study two-dimensional parity check has the greatest potential for on-line monitoring and correcting. The bounded rotation scheme for cyclic decoding is first applied in real-time channels with four times of relative correctable cluster size. An unbound rotation scheme is further proposed for higher cluster error correcting capacitance. For an array with a long length H and a narrow width W, the correctable cluster error size can be improved from W to H. From circuit simulation both proposed schemes take only 1.45 ns and 0.76 ns of time penalties respectively. From block error rate analyses under a reasonable coupling model based on conditional probability posterior to additive white Gaussian noised binary symmetric channels, error rate reduction can be improved to 104 times in a 9 dB SNR.",
author = "Huang, {Tsung Chu}",
year = "2015",
month = "6",
day = "1",
doi = "10.1109/LCOMM.2015.2424232",
language = "English",
volume = "19",
pages = "917--920",
journal = "IEEE Communications Letters",
issn = "1089-7798",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

Cluster error correction for real-time channels by unbound rotation of two-dimensional parity-check codes. / Huang, Tsung Chu.

In: IEEE Communications Letters, Vol. 19, No. 6, 7088552, 01.06.2015, p. 917-920.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Cluster error correction for real-time channels by unbound rotation of two-dimensional parity-check codes

AU - Huang, Tsung Chu

PY - 2015/6/1

Y1 - 2015/6/1

N2 - Circuit-level real-time channels like through-silicon vias generally admit only several levels of logic gates for decoding within a clock cycle. From our study two-dimensional parity check has the greatest potential for on-line monitoring and correcting. The bounded rotation scheme for cyclic decoding is first applied in real-time channels with four times of relative correctable cluster size. An unbound rotation scheme is further proposed for higher cluster error correcting capacitance. For an array with a long length H and a narrow width W, the correctable cluster error size can be improved from W to H. From circuit simulation both proposed schemes take only 1.45 ns and 0.76 ns of time penalties respectively. From block error rate analyses under a reasonable coupling model based on conditional probability posterior to additive white Gaussian noised binary symmetric channels, error rate reduction can be improved to 104 times in a 9 dB SNR.

AB - Circuit-level real-time channels like through-silicon vias generally admit only several levels of logic gates for decoding within a clock cycle. From our study two-dimensional parity check has the greatest potential for on-line monitoring and correcting. The bounded rotation scheme for cyclic decoding is first applied in real-time channels with four times of relative correctable cluster size. An unbound rotation scheme is further proposed for higher cluster error correcting capacitance. For an array with a long length H and a narrow width W, the correctable cluster error size can be improved from W to H. From circuit simulation both proposed schemes take only 1.45 ns and 0.76 ns of time penalties respectively. From block error rate analyses under a reasonable coupling model based on conditional probability posterior to additive white Gaussian noised binary symmetric channels, error rate reduction can be improved to 104 times in a 9 dB SNR.

UR - http://www.scopus.com/inward/record.url?scp=84933046024&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84933046024&partnerID=8YFLogxK

U2 - 10.1109/LCOMM.2015.2424232

DO - 10.1109/LCOMM.2015.2424232

M3 - Article

VL - 19

SP - 917

EP - 920

JO - IEEE Communications Letters

JF - IEEE Communications Letters

SN - 1089-7798

IS - 6

M1 - 7088552

ER -