Bitmask-based code compression methods for balancing power consumption and code size for hard real-time embedded systems

Po-Yueh Chen, Chao-Chin Wu, Ying Jie Jiang

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In recent years, code compression has been frequently investigated for embedded systems to reduce memory use and power consumption. Among various compression schemes, dictionary-based ones are applied for their good compression ratios and rapid decompression engines. Bitmask-based code compression, which was derived from the dictionary-based ones, has been proven to have a superior compression ratio and rapid decompression engine. In this paper, we adopt the bitmask-based scheme and replace some of its dictionary entries to achieve greatly reduced power consumption while maintaining a competitive compression ratio. For a cacheless architecture, we propose three basic styles of replacement, namely by-access-saving, by-frequency, and by-block. Another procedure, called by-alignment, is applied afterward to further improve power consumption. According to the experimental results, the by-block scheme with the by-alignment procedure achieves the best result. In the best case, an increase of 1.61% in compression ratio can result in a 43.75% reduction in power consumption ratio.

Original languageEnglish
Pages (from-to)267-279
Number of pages13
JournalMicroprocessors and Microsystems
Volume36
Issue number3
DOIs
Publication statusPublished - 2012 May 1

Fingerprint

Real time systems
Embedded systems
Electric power utilization
Glossaries
Compression ratio (machinery)
Engines
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications
  • Artificial Intelligence

Cite this

@article{d1ed957fb8904bf5b9f6a416f5abb489,
title = "Bitmask-based code compression methods for balancing power consumption and code size for hard real-time embedded systems",
abstract = "In recent years, code compression has been frequently investigated for embedded systems to reduce memory use and power consumption. Among various compression schemes, dictionary-based ones are applied for their good compression ratios and rapid decompression engines. Bitmask-based code compression, which was derived from the dictionary-based ones, has been proven to have a superior compression ratio and rapid decompression engine. In this paper, we adopt the bitmask-based scheme and replace some of its dictionary entries to achieve greatly reduced power consumption while maintaining a competitive compression ratio. For a cacheless architecture, we propose three basic styles of replacement, namely by-access-saving, by-frequency, and by-block. Another procedure, called by-alignment, is applied afterward to further improve power consumption. According to the experimental results, the by-block scheme with the by-alignment procedure achieves the best result. In the best case, an increase of 1.61{\%} in compression ratio can result in a 43.75{\%} reduction in power consumption ratio.",
author = "Po-Yueh Chen and Chao-Chin Wu and Jiang, {Ying Jie}",
year = "2012",
month = "5",
day = "1",
doi = "10.1016/j.micpro.2011.12.008",
language = "English",
volume = "36",
pages = "267--279",
journal = "Microprocessors and Microsystems",
issn = "0141-9331",
publisher = "Elsevier",
number = "3",

}

TY - JOUR

T1 - Bitmask-based code compression methods for balancing power consumption and code size for hard real-time embedded systems

AU - Chen, Po-Yueh

AU - Wu, Chao-Chin

AU - Jiang, Ying Jie

PY - 2012/5/1

Y1 - 2012/5/1

N2 - In recent years, code compression has been frequently investigated for embedded systems to reduce memory use and power consumption. Among various compression schemes, dictionary-based ones are applied for their good compression ratios and rapid decompression engines. Bitmask-based code compression, which was derived from the dictionary-based ones, has been proven to have a superior compression ratio and rapid decompression engine. In this paper, we adopt the bitmask-based scheme and replace some of its dictionary entries to achieve greatly reduced power consumption while maintaining a competitive compression ratio. For a cacheless architecture, we propose three basic styles of replacement, namely by-access-saving, by-frequency, and by-block. Another procedure, called by-alignment, is applied afterward to further improve power consumption. According to the experimental results, the by-block scheme with the by-alignment procedure achieves the best result. In the best case, an increase of 1.61% in compression ratio can result in a 43.75% reduction in power consumption ratio.

AB - In recent years, code compression has been frequently investigated for embedded systems to reduce memory use and power consumption. Among various compression schemes, dictionary-based ones are applied for their good compression ratios and rapid decompression engines. Bitmask-based code compression, which was derived from the dictionary-based ones, has been proven to have a superior compression ratio and rapid decompression engine. In this paper, we adopt the bitmask-based scheme and replace some of its dictionary entries to achieve greatly reduced power consumption while maintaining a competitive compression ratio. For a cacheless architecture, we propose three basic styles of replacement, namely by-access-saving, by-frequency, and by-block. Another procedure, called by-alignment, is applied afterward to further improve power consumption. According to the experimental results, the by-block scheme with the by-alignment procedure achieves the best result. In the best case, an increase of 1.61% in compression ratio can result in a 43.75% reduction in power consumption ratio.

UR - http://www.scopus.com/inward/record.url?scp=84862803121&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84862803121&partnerID=8YFLogxK

U2 - 10.1016/j.micpro.2011.12.008

DO - 10.1016/j.micpro.2011.12.008

M3 - Article

AN - SCOPUS:84862803121

VL - 36

SP - 267

EP - 279

JO - Microprocessors and Microsystems

JF - Microprocessors and Microsystems

SN - 0141-9331

IS - 3

ER -