An ultra-low temperature-coefficient CMOS voltage reference

H. C. Lai, Z. M. Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A CMOS voltage reference, which is based on the same magnitude of gate-source voltage of an NMOS and a PMOS operating in saturation region, is presented. The voltage reference is designed for CMOS low-dropout linear regulators and has been implemented in TSMC 0.18 μm CMOS process. The effect area is only 18 μ m × 25 μ m. It gives a temperature coefficient of not greater than 0.68 ppm/°C from -70°C to 150°C without trimming, while consuming a maximum of 1 μ A with a supply voltage of 0.9 V.

Original languageEnglish
Title of host publicationIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
Pages369-372
Number of pages4
DOIs
Publication statusPublished - 2007 Dec 1
EventIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 - Tainan, Taiwan
Duration: 2007 Dec 202007 Dec 22

Other

OtherIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
CountryTaiwan
CityTainan
Period07-12-2007-12-22

Fingerprint

Electric potential
Temperature
Trimming

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Lai, H. C., & Lin, Z. M. (2007). An ultra-low temperature-coefficient CMOS voltage reference. In IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 (pp. 369-372). [4450139] https://doi.org/10.1109/EDSSC.2007.4450139
Lai, H. C. ; Lin, Z. M. / An ultra-low temperature-coefficient CMOS voltage reference. IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. pp. 369-372
@inproceedings{aa2d25527d044345b6c16d58543d3ea3,
title = "An ultra-low temperature-coefficient CMOS voltage reference",
abstract = "A CMOS voltage reference, which is based on the same magnitude of gate-source voltage of an NMOS and a PMOS operating in saturation region, is presented. The voltage reference is designed for CMOS low-dropout linear regulators and has been implemented in TSMC 0.18 μm CMOS process. The effect area is only 18 μ m × 25 μ m. It gives a temperature coefficient of not greater than 0.68 ppm/°C from -70°C to 150°C without trimming, while consuming a maximum of 1 μ A with a supply voltage of 0.9 V.",
author = "Lai, {H. C.} and Lin, {Z. M.}",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/EDSSC.2007.4450139",
language = "English",
isbn = "1424406374",
pages = "369--372",
booktitle = "IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007",

}

Lai, HC & Lin, ZM 2007, An ultra-low temperature-coefficient CMOS voltage reference. in IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007., 4450139, pp. 369-372, IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007, Tainan, Taiwan, 07-12-20. https://doi.org/10.1109/EDSSC.2007.4450139

An ultra-low temperature-coefficient CMOS voltage reference. / Lai, H. C.; Lin, Z. M.

IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. p. 369-372 4450139.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An ultra-low temperature-coefficient CMOS voltage reference

AU - Lai, H. C.

AU - Lin, Z. M.

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A CMOS voltage reference, which is based on the same magnitude of gate-source voltage of an NMOS and a PMOS operating in saturation region, is presented. The voltage reference is designed for CMOS low-dropout linear regulators and has been implemented in TSMC 0.18 μm CMOS process. The effect area is only 18 μ m × 25 μ m. It gives a temperature coefficient of not greater than 0.68 ppm/°C from -70°C to 150°C without trimming, while consuming a maximum of 1 μ A with a supply voltage of 0.9 V.

AB - A CMOS voltage reference, which is based on the same magnitude of gate-source voltage of an NMOS and a PMOS operating in saturation region, is presented. The voltage reference is designed for CMOS low-dropout linear regulators and has been implemented in TSMC 0.18 μm CMOS process. The effect area is only 18 μ m × 25 μ m. It gives a temperature coefficient of not greater than 0.68 ppm/°C from -70°C to 150°C without trimming, while consuming a maximum of 1 μ A with a supply voltage of 0.9 V.

UR - http://www.scopus.com/inward/record.url?scp=43049165520&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43049165520&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2007.4450139

DO - 10.1109/EDSSC.2007.4450139

M3 - Conference contribution

AN - SCOPUS:43049165520

SN - 1424406374

SN - 9781424406371

SP - 369

EP - 372

BT - IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

ER -

Lai HC, Lin ZM. An ultra-low temperature-coefficient CMOS voltage reference. In IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. p. 369-372. 4450139 https://doi.org/10.1109/EDSSC.2007.4450139