An interleaving technique for reducing peak power in multiple-chain scan circuits during test application

Kuen Jong Lee, Tsung Chu Huang

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is developed which can significantly reduce the peak power. This method can be efficiently integrated with a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. Up to 51% peak power reduction can be achieved when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, up to 76% of peak-power reduction is observed.

Original languageEnglish
Pages (from-to)627-636
Number of pages10
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Volume18
Issue number6
DOIs
Publication statusPublished - 2002 Dec 1

Fingerprint

Networks (circuits)
Testing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{010b2e01f1a544e7a93acb101b440587,
title = "An interleaving technique for reducing peak power in multiple-chain scan circuits during test application",
abstract = "This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is developed which can significantly reduce the peak power. This method can be efficiently integrated with a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. Up to 51{\%} peak power reduction can be achieved when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, up to 76{\%} of peak-power reduction is observed.",
author = "Lee, {Kuen Jong} and Huang, {Tsung Chu}",
year = "2002",
month = "12",
day = "1",
doi = "10.1023/A:1020853107381",
language = "English",
volume = "18",
pages = "627--636",
journal = "Journal of Electronic Testing: Theory and Applications (JETTA)",
issn = "0923-8174",
publisher = "Springer Netherlands",
number = "6",

}

TY - JOUR

T1 - An interleaving technique for reducing peak power in multiple-chain scan circuits during test application

AU - Lee, Kuen Jong

AU - Huang, Tsung Chu

PY - 2002/12/1

Y1 - 2002/12/1

N2 - This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is developed which can significantly reduce the peak power. This method can be efficiently integrated with a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. Up to 51% peak power reduction can be achieved when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, up to 76% of peak-power reduction is observed.

AB - This paper proposes a novel method to reduce the peak power of multiple scan chain based circuits during testing. The peak periodicity and the peak width of the power waveforms for scan-based circuits are analyzed. An interleaving scan architecture based on adding delay buffers among the scan chains is developed which can significantly reduce the peak power. This method can be efficiently integrated with a recently proposed broadcast multiple scan architecture due to the sharing of scan patterns. The effects of the interleaving scan technique applied to the conventional multiple scan and the broadcast multiple scan with 10 scan chains are investigated. Up to 51% peak power reduction can be achieved when the data output of a scan cell is affected by the scan path during scan. When the data output is disabled during scan, up to 76% of peak-power reduction is observed.

UR - http://www.scopus.com/inward/record.url?scp=0036910738&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036910738&partnerID=8YFLogxK

U2 - 10.1023/A:1020853107381

DO - 10.1023/A:1020853107381

M3 - Article

AN - SCOPUS:0036910738

VL - 18

SP - 627

EP - 636

JO - Journal of Electronic Testing: Theory and Applications (JETTA)

JF - Journal of Electronic Testing: Theory and Applications (JETTA)

SN - 0923-8174

IS - 6

ER -