An 8-bit current-steering digital to analog converter

Shu-chung Yi

doi:10.1016/j.aeue.2011.10.003

An 8-bit current-steering digital to analog converter

Shu-chung Yi

Department of Computer Science and Information Engineering

Research output: Contribution to journal › Article

14 Citations (Scopus)

Abstract

In this paper, an 8-bit current steering digital-to-analog converter is proposed. The digital-to-analog converter contained four sets of current mirrors with different weight. The digital-to-analog converter was implemented using TSMC 0.35 μm, 2P4M CMOS process. The average INL and DNL are 0.27 LSB and 0.32 LSB, respectively. At the sample rate of 100 MHz and supply voltage of 3.3 V, the DAC consumed about 27.6 mW. The SFDR was 50.9 dB. The core size is 0.024 mm ². The digital-to-analog converter of this construction consumed less power and chip area. It is suitable for portable device application.

Original language	English
Pages (from-to)	433-437
Number of pages	5
Journal	AEU - International Journal of Electronics and Communications
Volume	66
Issue number	5
DOIs	https://doi.org/10.1016/j.aeue.2011.10.003
Publication status	Published - 2012 May 1

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1016/j.aeue.2011.10.003

Fingerprint Dive into the research topics of 'An 8-bit current-steering digital to analog converter'. Together they form a unique fingerprint.

Cite this

Yi, S. (2012). An 8-bit current-steering digital to analog converter. AEU - International Journal of Electronics and Communications, 66(5), 433-437. https://doi.org/10.1016/j.aeue.2011.10.003

@article{d1361d8f30d64379937a8af6f227d0e6,

title = "An 8-bit current-steering digital to analog converter",

abstract = "In this paper, an 8-bit current steering digital-to-analog converter is proposed. The digital-to-analog converter contained four sets of current mirrors with different weight. The digital-to-analog converter was implemented using TSMC 0.35 μm, 2P4M CMOS process. The average INL and DNL are 0.27 LSB and 0.32 LSB, respectively. At the sample rate of 100 MHz and supply voltage of 3.3 V, the DAC consumed about 27.6 mW. The SFDR was 50.9 dB. The core size is 0.024 mm 2. The digital-to-analog converter of this construction consumed less power and chip area. It is suitable for portable device application.",

author = "Shu-chung Yi",

year = "2012",

month = may,

day = "1",

doi = "10.1016/j.aeue.2011.10.003",

language = "English",

volume = "66",

pages = "433--437",

journal = "AEU - International Journal of Electronics and Communications",

issn = "1434-8411",

publisher = "Urban und Fischer Verlag Jena",

number = "5",

}

TY - JOUR

T1 - An 8-bit current-steering digital to analog converter

AU - Yi, Shu-chung

PY - 2012/5/1

Y1 - 2012/5/1

N2 - In this paper, an 8-bit current steering digital-to-analog converter is proposed. The digital-to-analog converter contained four sets of current mirrors with different weight. The digital-to-analog converter was implemented using TSMC 0.35 μm, 2P4M CMOS process. The average INL and DNL are 0.27 LSB and 0.32 LSB, respectively. At the sample rate of 100 MHz and supply voltage of 3.3 V, the DAC consumed about 27.6 mW. The SFDR was 50.9 dB. The core size is 0.024 mm 2. The digital-to-analog converter of this construction consumed less power and chip area. It is suitable for portable device application.

AB - In this paper, an 8-bit current steering digital-to-analog converter is proposed. The digital-to-analog converter contained four sets of current mirrors with different weight. The digital-to-analog converter was implemented using TSMC 0.35 μm, 2P4M CMOS process. The average INL and DNL are 0.27 LSB and 0.32 LSB, respectively. At the sample rate of 100 MHz and supply voltage of 3.3 V, the DAC consumed about 27.6 mW. The SFDR was 50.9 dB. The core size is 0.024 mm 2. The digital-to-analog converter of this construction consumed less power and chip area. It is suitable for portable device application.

UR - http://www.scopus.com/inward/record.url?scp=84858698032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84858698032&partnerID=8YFLogxK

U2 - 10.1016/j.aeue.2011.10.003

DO - 10.1016/j.aeue.2011.10.003

M3 - Article

AN - SCOPUS:84858698032

VL - 66

SP - 433

EP - 437

JO - AEU - International Journal of Electronics and Communications

JF - AEU - International Journal of Electronics and Communications

SN - 1434-8411

IS - 5

ER -