Adaptive resolution of digital pulse width modulation for switching power converters

Chao Wei Liu, Chih-Hsiung Shen

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper demonstrates an adaptive resolution digital pulse-width-modulation (DPWM) control of switching power converters. Typically switching power device use pulse width modulation (PWM) as the control scheme for regulation, which is more suitable for a high speed digital controller. An interesting control solution to reduce the clock spurs of the PWM uses the noise shaping characteristics of the delta-sigma (Δ-∑) modulator. Efficient DPWM controller implementations improve the system stability issues unique to digital control. This paper proposes an adaptive low to high-resolution of Digital-PWM (DPWM) architecture for low-power Switching Mode Power Supply (SMPS). Adaptive resolution of ADC is introduced as a digital source to increase the flexible effective DPWM resolution, thus enhancing limit cycling, and enabling low-power, small-area DPWM implementations. The proposed DPWM takes advantage of Digital Clock Manager (DCM) phase-shift characteristics which is available in high speed digital circuit and combines a counter-comparator with a Multi-stage-noise-Shaping (MASH) Delta-Sigma (Δ-∑) modulator. Utilizing the selectable frequency regulator to optimization of ADC resolution, we can switch to the high-resolution ADC speed up the feedback time when system tends to be unstable, or the meduim-resolution ADC to eliminate the power consumption when the system is stable. Three kinds of resolutions including 11-bit, 13-bit and 17-bit effective prototype DPWM along with a digital PID control algorithm are verified by using a Xilinx Spartan-3E FPGA on a discrete low-power buck converter. Experimental results with constant switching frequency up to 4 MHz validate the functionality of the proposed DPWM. Three experimental buck converters will be developed to illustrate different aspects of this work. Simulations are used to further corroborate the results. This Adaptive approach can not only obtain a high-resolution DPWM while reducing system clock frequency, but also enhance the efficiency to the system by tuning ADC resolution to against different incoming noise.

Original languageEnglish
Pages (from-to)1908-1912
Number of pages5
JournalAdvanced Science Letters
Volume4
Issue number6-7
DOIs
Publication statusPublished - 2011 Jun 1

Fingerprint

Power Converter
Power converters
Pulse width modulation
Noise
Modulation
Electric Power Supplies
Equipment and Supplies
system stability
Clocks
Buck Converter
Digital Control
High Resolution
functionality
Modulator
Modulators
manager
supply
High Speed
regulation
efficiency

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Health(social science)
  • Mathematics(all)
  • Education
  • Environmental Science(all)
  • Engineering(all)
  • Energy(all)

Cite this

@article{bbb14348cba84eb1bebc81a84afbfc13,
title = "Adaptive resolution of digital pulse width modulation for switching power converters",
abstract = "This paper demonstrates an adaptive resolution digital pulse-width-modulation (DPWM) control of switching power converters. Typically switching power device use pulse width modulation (PWM) as the control scheme for regulation, which is more suitable for a high speed digital controller. An interesting control solution to reduce the clock spurs of the PWM uses the noise shaping characteristics of the delta-sigma (Δ-∑) modulator. Efficient DPWM controller implementations improve the system stability issues unique to digital control. This paper proposes an adaptive low to high-resolution of Digital-PWM (DPWM) architecture for low-power Switching Mode Power Supply (SMPS). Adaptive resolution of ADC is introduced as a digital source to increase the flexible effective DPWM resolution, thus enhancing limit cycling, and enabling low-power, small-area DPWM implementations. The proposed DPWM takes advantage of Digital Clock Manager (DCM) phase-shift characteristics which is available in high speed digital circuit and combines a counter-comparator with a Multi-stage-noise-Shaping (MASH) Delta-Sigma (Δ-∑) modulator. Utilizing the selectable frequency regulator to optimization of ADC resolution, we can switch to the high-resolution ADC speed up the feedback time when system tends to be unstable, or the meduim-resolution ADC to eliminate the power consumption when the system is stable. Three kinds of resolutions including 11-bit, 13-bit and 17-bit effective prototype DPWM along with a digital PID control algorithm are verified by using a Xilinx Spartan-3E FPGA on a discrete low-power buck converter. Experimental results with constant switching frequency up to 4 MHz validate the functionality of the proposed DPWM. Three experimental buck converters will be developed to illustrate different aspects of this work. Simulations are used to further corroborate the results. This Adaptive approach can not only obtain a high-resolution DPWM while reducing system clock frequency, but also enhance the efficiency to the system by tuning ADC resolution to against different incoming noise.",
author = "Liu, {Chao Wei} and Chih-Hsiung Shen",
year = "2011",
month = "6",
day = "1",
doi = "10.1166/asl.2011.1667",
language = "English",
volume = "4",
pages = "1908--1912",
journal = "Advanced Science Letters",
issn = "1936-6612",
publisher = "American Scientific Publishers",
number = "6-7",

}

Adaptive resolution of digital pulse width modulation for switching power converters. / Liu, Chao Wei; Shen, Chih-Hsiung.

In: Advanced Science Letters, Vol. 4, No. 6-7, 01.06.2011, p. 1908-1912.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Adaptive resolution of digital pulse width modulation for switching power converters

AU - Liu, Chao Wei

AU - Shen, Chih-Hsiung

PY - 2011/6/1

Y1 - 2011/6/1

N2 - This paper demonstrates an adaptive resolution digital pulse-width-modulation (DPWM) control of switching power converters. Typically switching power device use pulse width modulation (PWM) as the control scheme for regulation, which is more suitable for a high speed digital controller. An interesting control solution to reduce the clock spurs of the PWM uses the noise shaping characteristics of the delta-sigma (Δ-∑) modulator. Efficient DPWM controller implementations improve the system stability issues unique to digital control. This paper proposes an adaptive low to high-resolution of Digital-PWM (DPWM) architecture for low-power Switching Mode Power Supply (SMPS). Adaptive resolution of ADC is introduced as a digital source to increase the flexible effective DPWM resolution, thus enhancing limit cycling, and enabling low-power, small-area DPWM implementations. The proposed DPWM takes advantage of Digital Clock Manager (DCM) phase-shift characteristics which is available in high speed digital circuit and combines a counter-comparator with a Multi-stage-noise-Shaping (MASH) Delta-Sigma (Δ-∑) modulator. Utilizing the selectable frequency regulator to optimization of ADC resolution, we can switch to the high-resolution ADC speed up the feedback time when system tends to be unstable, or the meduim-resolution ADC to eliminate the power consumption when the system is stable. Three kinds of resolutions including 11-bit, 13-bit and 17-bit effective prototype DPWM along with a digital PID control algorithm are verified by using a Xilinx Spartan-3E FPGA on a discrete low-power buck converter. Experimental results with constant switching frequency up to 4 MHz validate the functionality of the proposed DPWM. Three experimental buck converters will be developed to illustrate different aspects of this work. Simulations are used to further corroborate the results. This Adaptive approach can not only obtain a high-resolution DPWM while reducing system clock frequency, but also enhance the efficiency to the system by tuning ADC resolution to against different incoming noise.

AB - This paper demonstrates an adaptive resolution digital pulse-width-modulation (DPWM) control of switching power converters. Typically switching power device use pulse width modulation (PWM) as the control scheme for regulation, which is more suitable for a high speed digital controller. An interesting control solution to reduce the clock spurs of the PWM uses the noise shaping characteristics of the delta-sigma (Δ-∑) modulator. Efficient DPWM controller implementations improve the system stability issues unique to digital control. This paper proposes an adaptive low to high-resolution of Digital-PWM (DPWM) architecture for low-power Switching Mode Power Supply (SMPS). Adaptive resolution of ADC is introduced as a digital source to increase the flexible effective DPWM resolution, thus enhancing limit cycling, and enabling low-power, small-area DPWM implementations. The proposed DPWM takes advantage of Digital Clock Manager (DCM) phase-shift characteristics which is available in high speed digital circuit and combines a counter-comparator with a Multi-stage-noise-Shaping (MASH) Delta-Sigma (Δ-∑) modulator. Utilizing the selectable frequency regulator to optimization of ADC resolution, we can switch to the high-resolution ADC speed up the feedback time when system tends to be unstable, or the meduim-resolution ADC to eliminate the power consumption when the system is stable. Three kinds of resolutions including 11-bit, 13-bit and 17-bit effective prototype DPWM along with a digital PID control algorithm are verified by using a Xilinx Spartan-3E FPGA on a discrete low-power buck converter. Experimental results with constant switching frequency up to 4 MHz validate the functionality of the proposed DPWM. Three experimental buck converters will be developed to illustrate different aspects of this work. Simulations are used to further corroborate the results. This Adaptive approach can not only obtain a high-resolution DPWM while reducing system clock frequency, but also enhance the efficiency to the system by tuning ADC resolution to against different incoming noise.

UR - http://www.scopus.com/inward/record.url?scp=80051490612&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80051490612&partnerID=8YFLogxK

U2 - 10.1166/asl.2011.1667

DO - 10.1166/asl.2011.1667

M3 - Article

VL - 4

SP - 1908

EP - 1912

JO - Advanced Science Letters

JF - Advanced Science Letters

SN - 1936-6612

IS - 6-7

ER -