Abstract
In this paper, a 1.2-V 10-GHz low-power low-noise VCO is designed and fabricated in a 0.18μm CMOS process. By using noise-reduction techniques associated with the current-reused structure, the VCO can achieve lower power consumption and phase noise. The simulated power consumption is 0.88-mW. The simulated phase noise is -114.8- dBc/Hz at 1-MHz offset frequencies. The attained FOM is - 191.
| Original language | English |
|---|---|
| Title of host publication | 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 |
| Pages | 1063-1066 |
| Number of pages | 4 |
| DOIs | |
| Publication status | Published - 2009 Dec 1 |
| Event | 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 - Cancun, Mexico Duration: 2009 Aug 2 → 2009 Aug 5 |
Publication series
| Name | Midwest Symposium on Circuits and Systems |
|---|---|
| ISSN (Print) | 1548-3746 |
Other
| Other | 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 |
|---|---|
| Country | Mexico |
| City | Cancun |
| Period | 09-08-02 → 09-08-05 |
All Science Journal Classification (ASJC) codes
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering
Fingerprint Dive into the research topics of 'A10-GHz 0.88-mW low-phase-noise CMOS VCO'. Together they form a unique fingerprint.
Cite this
Syu, J. R., & Lin, Z-M. (2009). A10-GHz 0.88-mW low-phase-noise CMOS VCO. In 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 (pp. 1063-1066). [5235985] (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2009.5235985