A10-GHz 0.88-mW low-phase-noise CMOS VCO

Jin Rong Syu, Zhi-Ming Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a 1.2-V 10-GHz low-power low-noise VCO is designed and fabricated in a 0.18μm CMOS process. By using noise-reduction techniques associated with the current-reused structure, the VCO can achieve lower power consumption and phase noise. The simulated power consumption is 0.88-mW. The simulated phase noise is -114.8- dBc/Hz at 1-MHz offset frequencies. The attained FOM is - 191.

Original languageEnglish
Title of host publication2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09
Pages1063-1066
Number of pages4
DOIs
Publication statusPublished - 2009 Dec 1
Event2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 - Cancun, Mexico
Duration: 2009 Aug 22009 Aug 5

Publication series

NameMidwest Symposium on Circuits and Systems
ISSN (Print)1548-3746

Other

Other2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09
CountryMexico
CityCancun
Period09-08-0209-08-05

Fingerprint

Variable frequency oscillators
Phase noise
Electric power utilization
Noise abatement

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Syu, J. R., & Lin, Z-M. (2009). A10-GHz 0.88-mW low-phase-noise CMOS VCO. In 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09 (pp. 1063-1066). [5235985] (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2009.5235985
Syu, Jin Rong ; Lin, Zhi-Ming. / A10-GHz 0.88-mW low-phase-noise CMOS VCO. 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09. 2009. pp. 1063-1066 (Midwest Symposium on Circuits and Systems).
@inproceedings{a71b30bc80594955a7d0a673d5d72e2b,
title = "A10-GHz 0.88-mW low-phase-noise CMOS VCO",
abstract = "In this paper, a 1.2-V 10-GHz low-power low-noise VCO is designed and fabricated in a 0.18μm CMOS process. By using noise-reduction techniques associated with the current-reused structure, the VCO can achieve lower power consumption and phase noise. The simulated power consumption is 0.88-mW. The simulated phase noise is -114.8- dBc/Hz at 1-MHz offset frequencies. The attained FOM is - 191.",
author = "Syu, {Jin Rong} and Zhi-Ming Lin",
year = "2009",
month = "12",
day = "1",
doi = "10.1109/MWSCAS.2009.5235985",
language = "English",
isbn = "9781424444793",
series = "Midwest Symposium on Circuits and Systems",
pages = "1063--1066",
booktitle = "2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09",

}

Syu, JR & Lin, Z-M 2009, A10-GHz 0.88-mW low-phase-noise CMOS VCO. in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09., 5235985, Midwest Symposium on Circuits and Systems, pp. 1063-1066, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09, Cancun, Mexico, 09-08-02. https://doi.org/10.1109/MWSCAS.2009.5235985

A10-GHz 0.88-mW low-phase-noise CMOS VCO. / Syu, Jin Rong; Lin, Zhi-Ming.

2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09. 2009. p. 1063-1066 5235985 (Midwest Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A10-GHz 0.88-mW low-phase-noise CMOS VCO

AU - Syu, Jin Rong

AU - Lin, Zhi-Ming

PY - 2009/12/1

Y1 - 2009/12/1

N2 - In this paper, a 1.2-V 10-GHz low-power low-noise VCO is designed and fabricated in a 0.18μm CMOS process. By using noise-reduction techniques associated with the current-reused structure, the VCO can achieve lower power consumption and phase noise. The simulated power consumption is 0.88-mW. The simulated phase noise is -114.8- dBc/Hz at 1-MHz offset frequencies. The attained FOM is - 191.

AB - In this paper, a 1.2-V 10-GHz low-power low-noise VCO is designed and fabricated in a 0.18μm CMOS process. By using noise-reduction techniques associated with the current-reused structure, the VCO can achieve lower power consumption and phase noise. The simulated power consumption is 0.88-mW. The simulated phase noise is -114.8- dBc/Hz at 1-MHz offset frequencies. The attained FOM is - 191.

UR - http://www.scopus.com/inward/record.url?scp=77950663048&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950663048&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2009.5235985

DO - 10.1109/MWSCAS.2009.5235985

M3 - Conference contribution

AN - SCOPUS:77950663048

SN - 9781424444793

T3 - Midwest Symposium on Circuits and Systems

SP - 1063

EP - 1066

BT - 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09

ER -

Syu JR, Lin Z-M. A10-GHz 0.88-mW low-phase-noise CMOS VCO. In 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS '09. 2009. p. 1063-1066. 5235985. (Midwest Symposium on Circuits and Systems). https://doi.org/10.1109/MWSCAS.2009.5235985