A VLSI architecture for image coding using EZW algorithm

Po-Yueh Chen, Tinku Acharya

Research output: Contribution to journalArticlepeer-review


Embedded image coding has drawn a lot of attention since Shapiro's publication of his works on embedded zerotree wavelet (EZW). In this paper, we present an architecture for the embedded zerotree wavelet algorithm. This architecture is very suitable for VLSI implementation and much faster than software implementation on a general-purpose computer. Integration of this EZW architecture with our previously proposed systolic architectures for discrete wavelet transform (DWT) provides a high performance architecture for image compression.

Original languageEnglish
Pages (from-to)87-94
Number of pages8
JournalInternational Journal of Robotics and Automation
Issue number3
Publication statusPublished - 1998 Dec 1

All Science Journal Classification (ASJC) codes

  • Software
  • Control and Systems Engineering
  • Modelling and Simulation
  • Mechanical Engineering
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'A VLSI architecture for image coding using EZW algorithm'. Together they form a unique fingerprint.

Cite this