A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling

Tsung Chu Huang, Jing Chi Tzeng, Yuan Wei Chao, Ji Jan Chen, Wei Ting Liu, Kuen Jong Lee

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)
Original languageEnglish
Title of host publication2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers
Pages167-170
Number of pages4
DOIs
Publication statusPublished - 2007 Oct 1
Event2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Hsinchu, Taiwan
Duration: 2007 Apr 26 → 2007 Apr 28

Other

Other2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006
CountryTaiwan
CityHsinchu
Period07-04-26 → 07-04-28

Fingerprint

Scheduling
Power management

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Huang, T. C., Tzeng, J. C., Chao, Y. W., Chen, J. J., Liu, W. T., & Lee, K. J. (2007). A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling. In 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers (pp. 167-170). [4027523] https://doi.org/10.1109/VDAT.2006.258151
Huang, Tsung Chu ; Tzeng, Jing Chi ; Chao, Yuan Wei ; Chen, Ji Jan ; Liu, Wei Ting ; Lee, Kuen Jong. / A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling. 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers. 2007. pp. 167-170
@inproceedings{0afa484531314076aa1817d76a8e298b,
title = "A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling",
author = "Huang, {Tsung Chu} and Tzeng, {Jing Chi} and Chao, {Yuan Wei} and Chen, {Ji Jan} and Liu, {Wei Ting} and Lee, {Kuen Jong}",
year = "2007",
month = "10",
day = "1",
doi = "10.1109/VDAT.2006.258151",
language = "English",
isbn = "1424401798",
pages = "167--170",
booktitle = "2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers",

}

Huang, TC, Tzeng, JC, Chao, YW, Chen, JJ, Liu, WT & Lee, KJ 2007, A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling. in 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers., 4027523, pp. 167-170, 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006, Hsinchu, Taiwan, 07-04-26. https://doi.org/10.1109/VDAT.2006.258151

A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling. / Huang, Tsung Chu; Tzeng, Jing Chi; Chao, Yuan Wei; Chen, Ji Jan; Liu, Wei Ting; Lee, Kuen Jong.

2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers. 2007. p. 167-170 4027523.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling

AU - Huang, Tsung Chu

AU - Tzeng, Jing Chi

AU - Chao, Yuan Wei

AU - Chen, Ji Jan

AU - Liu, Wei Ting

AU - Lee, Kuen Jong

PY - 2007/10/1

Y1 - 2007/10/1

UR - http://www.scopus.com/inward/record.url?scp=34748911725&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34748911725&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2006.258151

DO - 10.1109/VDAT.2006.258151

M3 - Conference contribution

AN - SCOPUS:34748911725

SN - 1424401798

SN - 9781424401796

SP - 167

EP - 170

BT - 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers

ER -

Huang TC, Tzeng JC, Chao YW, Chen JJ, Liu WT, Lee KJ. A supply-gating scheme for both data-retention and spike-reduction in power management and test scheduling. In 2006 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2006 - Proceedings of Technical Papers. 2007. p. 167-170. 4027523 https://doi.org/10.1109/VDAT.2006.258151

Access to Document