A superscalar micro-architecture supporting aggressive instruction scheduling

Meng Chou Chang, Feipei Lai

Research output: Contribution to journalArticlepeer-review


A new micro-architecture, called LAS-S, has been found to support boosting efficiently. The new system employs a semantic register and a boosting boundary register to eliminate the dependencies caused by conditional branches. In IAS-S, there is no dedicated shadow register file. Multilevel boosting is supported without multiple copies of register files. Using a semantic register makes it possible to regard any general-purpose register in IAS-S as a sequential register or as a shadow register. Thus, idle registers can be used to help reduce spill code or to relieve storage conflicts. This is a distinct advantage over the dedicated shadow register file scheme, in which idle shadow registers cannot be used for such purposes. Furthermore, the IAS-S micro-architecture employs multi-way jump in conjunction with boosting to reduce the time delays due to frequent control transfers.

Original languageEnglish
Pages (from-to)151-167
Number of pages17
JournalJournal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an
Issue number2
Publication statusPublished - 1994 Mar

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'A superscalar micro-architecture supporting aggressive instruction scheduling'. Together they form a unique fingerprint.

Cite this