A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band

Ming Feng Wu, Zhi Ming Lin, Jun Da Chen, Kuan Hung Liu

Research output: Contribution to conferencePaper

Abstract

This paper proposed a rapid acquisition phase-locked loop for 2.4-GHz frequency band. For a 3.3V supply voltage with 37.5-MHz reference frequency, the PLL attains 1.2-GHz oscillation frequency, 10 ps dead-zone, and 1.5 us locked time. The frequency-double circuit is designed based on a bridge rectification type. A duplicate output frequency, 2.4-GHz, is generated. The average power consumption of the overall architecture is about 7.5mW.

Original languageEnglish
Pages1053-1056
Number of pages4
Publication statusPublished - 2004 Dec 1
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 2004 Dec 62004 Dec 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan
CityTainan
Period04-12-0604-12-09

Fingerprint

Phase locked loops
Networks (circuits)
Frequency bands
Electric power utilization
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Wu, M. F., Lin, Z. M., Chen, J. D., & Liu, K. H. (2004). A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band. 1053-1056. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.
Wu, Ming Feng ; Lin, Zhi Ming ; Chen, Jun Da ; Liu, Kuan Hung. / A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.4 p.
@conference{33c28911ba6e45819472e84c390e0e67,
title = "A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band",
abstract = "This paper proposed a rapid acquisition phase-locked loop for 2.4-GHz frequency band. For a 3.3V supply voltage with 37.5-MHz reference frequency, the PLL attains 1.2-GHz oscillation frequency, 10 ps dead-zone, and 1.5 us locked time. The frequency-double circuit is designed based on a bridge rectification type. A duplicate output frequency, 2.4-GHz, is generated. The average power consumption of the overall architecture is about 7.5mW.",
author = "Wu, {Ming Feng} and Lin, {Zhi Ming} and Chen, {Jun Da} and Liu, {Kuan Hung}",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "1053--1056",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

Wu, MF, Lin, ZM, Chen, JD & Liu, KH 2004, 'A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band' Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, 04-12-06 - 04-12-09, pp. 1053-1056.

A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band. / Wu, Ming Feng; Lin, Zhi Ming; Chen, Jun Da; Liu, Kuan Hung.

2004. 1053-1056 Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band

AU - Wu, Ming Feng

AU - Lin, Zhi Ming

AU - Chen, Jun Da

AU - Liu, Kuan Hung

PY - 2004/12/1

Y1 - 2004/12/1

N2 - This paper proposed a rapid acquisition phase-locked loop for 2.4-GHz frequency band. For a 3.3V supply voltage with 37.5-MHz reference frequency, the PLL attains 1.2-GHz oscillation frequency, 10 ps dead-zone, and 1.5 us locked time. The frequency-double circuit is designed based on a bridge rectification type. A duplicate output frequency, 2.4-GHz, is generated. The average power consumption of the overall architecture is about 7.5mW.

AB - This paper proposed a rapid acquisition phase-locked loop for 2.4-GHz frequency band. For a 3.3V supply voltage with 37.5-MHz reference frequency, the PLL attains 1.2-GHz oscillation frequency, 10 ps dead-zone, and 1.5 us locked time. The frequency-double circuit is designed based on a bridge rectification type. A duplicate output frequency, 2.4-GHz, is generated. The average power consumption of the overall architecture is about 7.5mW.

UR - http://www.scopus.com/inward/record.url?scp=21644488527&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21644488527&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:21644488527

SP - 1053

EP - 1056

ER -

Wu MF, Lin ZM, Chen JD, Liu KH. A rapid acquisition phase-locked loop with frequency-double circuit operated in 2.4-GHZ band. 2004. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.