A performance study of cache coherence protocols and write caches for parallel-multithreaded shared-memory multiprocessors

Chao Chin Wu, Cheng Chen

Research output: Contribution to journalArticle

Abstract

According to published research results, no directory-based cache coherence protocol provides best performance for all application programs in conventional multiprocessor systems that use sequential consistency models. However, recently it has been claimed that competitive-update protocols are superior to other protocols under a relaxed consistency model. Moreover, incorporating write caches improves the system performance of clean and competitive-update protocols. In this paper, we examine the different effects that occur when processing elements are replaced by parallel-multithreaded processors. According to our simulation results, the clean protocol provided the best performance for five out of six SPLASH programs. After augmentation with write caches, the clean protocol outperformed others for all applications. Though competitive-update protocols have been improved, their performance is not better than that of write-invalidate protocols for most programs.

Original languageEnglish
Pages (from-to)33-46
Number of pages14
JournalJournal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an
Volume21
Issue number1
DOIs
Publication statusPublished - 1998 Jan 1

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this