A new architecture of LCD driver of rail-to-rail buffer with high gain wide range

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new modified CMOS buffer amplifier with rail-to-rail input and output range is proposed by TSMC 0.35μm 2P4M process at 3.3V supply. The technique adds dummy pairs to sense the common mode range of the input differential pair and adjusts the output current accordingly. The amplifier provides high gain for a wider range of output voltages. Design considerations for reducing the impact of the additional circuitry on the core are provided. The technique described can be adapted for use with traditional fully-differential rail-to-rail amplifiers, which performs 86.9dB ∼92dB dc gain, 15 MHz unit-gain bandwidth, high driving ability with high slew rate under a 100pF capacitance and a 3kΩ series resistance loading. The simulation results indicate that the settling times of rising and falling edge are within 3.5μs. It is effective for a high resolution and high speed LCD driver.

Original languageEnglish
Title of host publicationManufacturing Science and Engineering I
Pages3765-3768
Number of pages4
DOIs
Publication statusPublished - 2010 Apr 22
Event2009 International Conference on Manufacturing Science and Engineering, ICMSE 2009 - Zhuhai, China
Duration: 2009 Dec 262009 Dec 28

Publication series

NameAdvanced Materials Research
Volume97-101
ISSN (Print)1022-6680

Other

Other2009 International Conference on Manufacturing Science and Engineering, ICMSE 2009
CountryChina
CityZhuhai
Period09-12-2609-12-28

Fingerprint

Liquid crystal displays
Rails
Buffer amplifiers
Capacitance
Bandwidth
Electric potential

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Lin, S. H., Chen, S. J., & Shen, C-H. (2010). A new architecture of LCD driver of rail-to-rail buffer with high gain wide range. In Manufacturing Science and Engineering I (pp. 3765-3768). (Advanced Materials Research; Vol. 97-101). https://doi.org/10.4028/www.scientific.net/AMR.97-101.3765
Lin, Shih Han ; Chen, Shu Jung ; Shen, Chih-Hsiung. / A new architecture of LCD driver of rail-to-rail buffer with high gain wide range. Manufacturing Science and Engineering I. 2010. pp. 3765-3768 (Advanced Materials Research).
@inproceedings{54a9f37b27054e82b393ea8a6afeb7c1,
title = "A new architecture of LCD driver of rail-to-rail buffer with high gain wide range",
abstract = "A new modified CMOS buffer amplifier with rail-to-rail input and output range is proposed by TSMC 0.35μm 2P4M process at 3.3V supply. The technique adds dummy pairs to sense the common mode range of the input differential pair and adjusts the output current accordingly. The amplifier provides high gain for a wider range of output voltages. Design considerations for reducing the impact of the additional circuitry on the core are provided. The technique described can be adapted for use with traditional fully-differential rail-to-rail amplifiers, which performs 86.9dB ∼92dB dc gain, 15 MHz unit-gain bandwidth, high driving ability with high slew rate under a 100pF capacitance and a 3kΩ series resistance loading. The simulation results indicate that the settling times of rising and falling edge are within 3.5μs. It is effective for a high resolution and high speed LCD driver.",
author = "Lin, {Shih Han} and Chen, {Shu Jung} and Chih-Hsiung Shen",
year = "2010",
month = "4",
day = "22",
doi = "10.4028/www.scientific.net/AMR.97-101.3765",
language = "English",
isbn = "0878492801",
series = "Advanced Materials Research",
pages = "3765--3768",
booktitle = "Manufacturing Science and Engineering I",

}

Lin, SH, Chen, SJ & Shen, C-H 2010, A new architecture of LCD driver of rail-to-rail buffer with high gain wide range. in Manufacturing Science and Engineering I. Advanced Materials Research, vol. 97-101, pp. 3765-3768, 2009 International Conference on Manufacturing Science and Engineering, ICMSE 2009, Zhuhai, China, 09-12-26. https://doi.org/10.4028/www.scientific.net/AMR.97-101.3765

A new architecture of LCD driver of rail-to-rail buffer with high gain wide range. / Lin, Shih Han; Chen, Shu Jung; Shen, Chih-Hsiung.

Manufacturing Science and Engineering I. 2010. p. 3765-3768 (Advanced Materials Research; Vol. 97-101).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A new architecture of LCD driver of rail-to-rail buffer with high gain wide range

AU - Lin, Shih Han

AU - Chen, Shu Jung

AU - Shen, Chih-Hsiung

PY - 2010/4/22

Y1 - 2010/4/22

N2 - A new modified CMOS buffer amplifier with rail-to-rail input and output range is proposed by TSMC 0.35μm 2P4M process at 3.3V supply. The technique adds dummy pairs to sense the common mode range of the input differential pair and adjusts the output current accordingly. The amplifier provides high gain for a wider range of output voltages. Design considerations for reducing the impact of the additional circuitry on the core are provided. The technique described can be adapted for use with traditional fully-differential rail-to-rail amplifiers, which performs 86.9dB ∼92dB dc gain, 15 MHz unit-gain bandwidth, high driving ability with high slew rate under a 100pF capacitance and a 3kΩ series resistance loading. The simulation results indicate that the settling times of rising and falling edge are within 3.5μs. It is effective for a high resolution and high speed LCD driver.

AB - A new modified CMOS buffer amplifier with rail-to-rail input and output range is proposed by TSMC 0.35μm 2P4M process at 3.3V supply. The technique adds dummy pairs to sense the common mode range of the input differential pair and adjusts the output current accordingly. The amplifier provides high gain for a wider range of output voltages. Design considerations for reducing the impact of the additional circuitry on the core are provided. The technique described can be adapted for use with traditional fully-differential rail-to-rail amplifiers, which performs 86.9dB ∼92dB dc gain, 15 MHz unit-gain bandwidth, high driving ability with high slew rate under a 100pF capacitance and a 3kΩ series resistance loading. The simulation results indicate that the settling times of rising and falling edge are within 3.5μs. It is effective for a high resolution and high speed LCD driver.

UR - http://www.scopus.com/inward/record.url?scp=77950968197&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950968197&partnerID=8YFLogxK

U2 - 10.4028/www.scientific.net/AMR.97-101.3765

DO - 10.4028/www.scientific.net/AMR.97-101.3765

M3 - Conference contribution

AN - SCOPUS:77950968197

SN - 0878492801

SN - 9780878492800

T3 - Advanced Materials Research

SP - 3765

EP - 3768

BT - Manufacturing Science and Engineering I

ER -