A low voltage high unity-gain bandwidth CMOS op-amp

Chih Min Yu, Zhi Ming Lin, Jun Da Chen

Research output: Contribution to conferencePaper

2 Citations (Scopus)

Abstract

This paper presents a ±1V CMOS operation amplifier with constant-gm rail-to-rail input stage and class-AB output stage. The designed op-amp has been implemented in TSMC 2P4M 0.35 μm CMOS technology and simulated by Hspice. The unity-gain bandwidth of the op-amp is 13.1 MHz with Miller compensation. The slew-rate and settling time are 24V/μS and 0.48 μs, respectively. The open loop gain is 108 dB with 58 degree phase margin.

Original languageEnglish
Pages45-48
Number of pages4
Publication statusPublished - 2004 Dec 1
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 2004 Dec 62004 Dec 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan
CityTainan
Period04-12-0604-12-09

Fingerprint

CMOS integrated circuits
Operational amplifiers
Electric network analysis
Rails
Bandwidth
Computer simulation
Electric potential
Compensation and Redress

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Yu, C. M., Lin, Z. M., & Chen, J. D. (2004). A low voltage high unity-gain bandwidth CMOS op-amp. 45-48. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.
Yu, Chih Min ; Lin, Zhi Ming ; Chen, Jun Da. / A low voltage high unity-gain bandwidth CMOS op-amp. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.4 p.
@conference{354699adea214e8bb365752ebfc0c7c3,
title = "A low voltage high unity-gain bandwidth CMOS op-amp",
abstract = "This paper presents a ±1V CMOS operation amplifier with constant-gm rail-to-rail input stage and class-AB output stage. The designed op-amp has been implemented in TSMC 2P4M 0.35 μm CMOS technology and simulated by Hspice. The unity-gain bandwidth of the op-amp is 13.1 MHz with Miller compensation. The slew-rate and settling time are 24V/μS and 0.48 μs, respectively. The open loop gain is 108 dB with 58 degree phase margin.",
author = "Yu, {Chih Min} and Lin, {Zhi Ming} and Chen, {Jun Da}",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "45--48",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

Yu, CM, Lin, ZM & Chen, JD 2004, 'A low voltage high unity-gain bandwidth CMOS op-amp' Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, 04-12-06 - 04-12-09, pp. 45-48.

A low voltage high unity-gain bandwidth CMOS op-amp. / Yu, Chih Min; Lin, Zhi Ming; Chen, Jun Da.

2004. 45-48 Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A low voltage high unity-gain bandwidth CMOS op-amp

AU - Yu, Chih Min

AU - Lin, Zhi Ming

AU - Chen, Jun Da

PY - 2004/12/1

Y1 - 2004/12/1

N2 - This paper presents a ±1V CMOS operation amplifier with constant-gm rail-to-rail input stage and class-AB output stage. The designed op-amp has been implemented in TSMC 2P4M 0.35 μm CMOS technology and simulated by Hspice. The unity-gain bandwidth of the op-amp is 13.1 MHz with Miller compensation. The slew-rate and settling time are 24V/μS and 0.48 μs, respectively. The open loop gain is 108 dB with 58 degree phase margin.

AB - This paper presents a ±1V CMOS operation amplifier with constant-gm rail-to-rail input stage and class-AB output stage. The designed op-amp has been implemented in TSMC 2P4M 0.35 μm CMOS technology and simulated by Hspice. The unity-gain bandwidth of the op-amp is 13.1 MHz with Miller compensation. The slew-rate and settling time are 24V/μS and 0.48 μs, respectively. The open loop gain is 108 dB with 58 degree phase margin.

UR - http://www.scopus.com/inward/record.url?scp=13444262268&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=13444262268&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:13444262268

SP - 45

EP - 48

ER -

Yu CM, Lin ZM, Chen JD. A low voltage high unity-gain bandwidth CMOS op-amp. 2004. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.