A low-power architecture for the design of a one-dimensional median filter

Ren-Der Chen, Pei Yin Chen, Chun Hsien Yeh

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

This brief presents a low-power architecture for the design of a one-dimension median filter. It is a word-level two-stage pipelined filter, receiving an input sample and generating a median output at each machine cycle. The power consumption is reduced by decreasing the number of signal transitions in the circuit. This can be done by keeping the stored samples immobile in the window through the use of a token ring in our architecture. The experimental results have shown that, at the expense of some additional area cost, the power consumption can be successfully reduced.

Original languageEnglish
Article number6951341
Pages (from-to)266-270
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume62
Issue number3
DOIs
Publication statusPublished - 2015 Mar 1

Fingerprint

Median filters
Electric power utilization
Networks (circuits)
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{225070e576cb4fd5ba39647fbaacdc52,
title = "A low-power architecture for the design of a one-dimensional median filter",
abstract = "This brief presents a low-power architecture for the design of a one-dimension median filter. It is a word-level two-stage pipelined filter, receiving an input sample and generating a median output at each machine cycle. The power consumption is reduced by decreasing the number of signal transitions in the circuit. This can be done by keeping the stored samples immobile in the window through the use of a token ring in our architecture. The experimental results have shown that, at the expense of some additional area cost, the power consumption can be successfully reduced.",
author = "Ren-Der Chen and Chen, {Pei Yin} and Yeh, {Chun Hsien}",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/TCSII.2014.2368974",
language = "English",
volume = "62",
pages = "266--270",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

A low-power architecture for the design of a one-dimensional median filter. / Chen, Ren-Der; Chen, Pei Yin; Yeh, Chun Hsien.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 62, No. 3, 6951341, 01.03.2015, p. 266-270.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A low-power architecture for the design of a one-dimensional median filter

AU - Chen, Ren-Der

AU - Chen, Pei Yin

AU - Yeh, Chun Hsien

PY - 2015/3/1

Y1 - 2015/3/1

N2 - This brief presents a low-power architecture for the design of a one-dimension median filter. It is a word-level two-stage pipelined filter, receiving an input sample and generating a median output at each machine cycle. The power consumption is reduced by decreasing the number of signal transitions in the circuit. This can be done by keeping the stored samples immobile in the window through the use of a token ring in our architecture. The experimental results have shown that, at the expense of some additional area cost, the power consumption can be successfully reduced.

AB - This brief presents a low-power architecture for the design of a one-dimension median filter. It is a word-level two-stage pipelined filter, receiving an input sample and generating a median output at each machine cycle. The power consumption is reduced by decreasing the number of signal transitions in the circuit. This can be done by keeping the stored samples immobile in the window through the use of a token ring in our architecture. The experimental results have shown that, at the expense of some additional area cost, the power consumption can be successfully reduced.

UR - http://www.scopus.com/inward/record.url?scp=84924192049&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924192049&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2014.2368974

DO - 10.1109/TCSII.2014.2368974

M3 - Article

AN - SCOPUS:84924192049

VL - 62

SP - 266

EP - 270

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 3

M1 - 6951341

ER -