A low-power and high-linear double-balanced switching mixer

Jun Da Chen, Zhi Ming Lin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The paper presents a novel topology mixer that leads to better performance in terms of linearity and power consumption for low supply voltage. Designed in umc 0.18μm CMOS technology, the mixer achieves: 4.55dB power conversion gain; 13.3dB noise figure; 4dBm input third-order intercept point (IIP3); and only 2mW of power consumption from a IV supply voltage.

Original languageEnglish
Title of host publicationGLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI
Pages131-134
Number of pages4
Publication statusPublished - 2006 Nov 16
EventGLSVLSI'06 - 2006 ACM Great Lakes Symposium on VLSI - Philadelphia, PA, United States
Duration: 2006 Apr 302006 May 2

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Volume2006

Other

OtherGLSVLSI'06 - 2006 ACM Great Lakes Symposium on VLSI
CountryUnited States
CityPhiladelphia, PA
Period06-04-3006-05-02

Fingerprint

Electric power utilization
Noise figure
Electric potential
Topology

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Chen, J. D., & Lin, Z. M. (2006). A low-power and high-linear double-balanced switching mixer. In GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI (pp. 131-134). (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI; Vol. 2006).
Chen, Jun Da ; Lin, Zhi Ming. / A low-power and high-linear double-balanced switching mixer. GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI. 2006. pp. 131-134 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).
@inproceedings{c37c636681144250ac78a9013db20703,
title = "A low-power and high-linear double-balanced switching mixer",
abstract = "The paper presents a novel topology mixer that leads to better performance in terms of linearity and power consumption for low supply voltage. Designed in umc 0.18μm CMOS technology, the mixer achieves: 4.55dB power conversion gain; 13.3dB noise figure; 4dBm input third-order intercept point (IIP3); and only 2mW of power consumption from a IV supply voltage.",
author = "Chen, {Jun Da} and Lin, {Zhi Ming}",
year = "2006",
month = "11",
day = "16",
language = "English",
isbn = "1595933476",
series = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",
pages = "131--134",
booktitle = "GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI",

}

Chen, JD & Lin, ZM 2006, A low-power and high-linear double-balanced switching mixer. in GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, vol. 2006, pp. 131-134, GLSVLSI'06 - 2006 ACM Great Lakes Symposium on VLSI, Philadelphia, PA, United States, 06-04-30.

A low-power and high-linear double-balanced switching mixer. / Chen, Jun Da; Lin, Zhi Ming.

GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI. 2006. p. 131-134 (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI; Vol. 2006).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A low-power and high-linear double-balanced switching mixer

AU - Chen, Jun Da

AU - Lin, Zhi Ming

PY - 2006/11/16

Y1 - 2006/11/16

N2 - The paper presents a novel topology mixer that leads to better performance in terms of linearity and power consumption for low supply voltage. Designed in umc 0.18μm CMOS technology, the mixer achieves: 4.55dB power conversion gain; 13.3dB noise figure; 4dBm input third-order intercept point (IIP3); and only 2mW of power consumption from a IV supply voltage.

AB - The paper presents a novel topology mixer that leads to better performance in terms of linearity and power consumption for low supply voltage. Designed in umc 0.18μm CMOS technology, the mixer achieves: 4.55dB power conversion gain; 13.3dB noise figure; 4dBm input third-order intercept point (IIP3); and only 2mW of power consumption from a IV supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=33750926085&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750926085&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33750926085

SN - 1595933476

SN - 9781595933478

T3 - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

SP - 131

EP - 134

BT - GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI

ER -

Chen JD, Lin ZM. A low-power and high-linear double-balanced switching mixer. In GLSVLSI'06 - Proceedings of the 2006 ACM Great Lakes Symposium on VLSI. 2006. p. 131-134. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).