A generic multiple-feedback architecture and method for the design of high-order Σ-Δ modulators

Zhi-Ming Lin, Wen Huei Sheu

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

In this paper, a generic multiple-feedback architecture associated with a systematic design method is proposed for the design of high-order Σ-Δ modulators. The goal of this approach is to determine the values of loop coefficients of a designed modulator with limited coefficient ratios for easy integrated-circuit implementation, while achieving high signal-to-noise ratio (SNR) and a wide range of maximum dc input levels. The proposed method uses the transfer function of a structure-matched filter as an initial solution to synthesize the transfer function of a designed modulator. By using the mapping and scaling techniques, 4 to 6 dB larger on SNR, two to three times greater on the range of maximum dc input level, and ten of 1000 times smaller on coefficient ratio than that of the conventional methods and structures are obtained by the proposed architecture and method. Simulation results show that a minimum of 110-dB SNR is attained for modulators with order higher than four, as tested over a 20-kHz audio bandwidth at a sampling rate 2.56 MHz.

Original languageEnglish
Pages (from-to)465-473
Number of pages9
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume49
Issue number7
DOIs
Publication statusPublished - 2002 Jul 1

Fingerprint

Modulators
Feedback
Signal to noise ratio
Transfer functions
Matched filters
Integrated circuits
Sampling
Bandwidth

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

@article{a6d124c52c4341b3a76b923a87c1ac1a,
title = "A generic multiple-feedback architecture and method for the design of high-order Σ-Δ modulators",
abstract = "In this paper, a generic multiple-feedback architecture associated with a systematic design method is proposed for the design of high-order Σ-Δ modulators. The goal of this approach is to determine the values of loop coefficients of a designed modulator with limited coefficient ratios for easy integrated-circuit implementation, while achieving high signal-to-noise ratio (SNR) and a wide range of maximum dc input levels. The proposed method uses the transfer function of a structure-matched filter as an initial solution to synthesize the transfer function of a designed modulator. By using the mapping and scaling techniques, 4 to 6 dB larger on SNR, two to three times greater on the range of maximum dc input level, and ten of 1000 times smaller on coefficient ratio than that of the conventional methods and structures are obtained by the proposed architecture and method. Simulation results show that a minimum of 110-dB SNR is attained for modulators with order higher than four, as tested over a 20-kHz audio bandwidth at a sampling rate 2.56 MHz.",
author = "Zhi-Ming Lin and Sheu, {Wen Huei}",
year = "2002",
month = "7",
day = "1",
doi = "10.1109/TCSII.2002.804497",
language = "English",
volume = "49",
pages = "465--473",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1057-7130",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - A generic multiple-feedback architecture and method for the design of high-order Σ-Δ modulators

AU - Lin, Zhi-Ming

AU - Sheu, Wen Huei

PY - 2002/7/1

Y1 - 2002/7/1

N2 - In this paper, a generic multiple-feedback architecture associated with a systematic design method is proposed for the design of high-order Σ-Δ modulators. The goal of this approach is to determine the values of loop coefficients of a designed modulator with limited coefficient ratios for easy integrated-circuit implementation, while achieving high signal-to-noise ratio (SNR) and a wide range of maximum dc input levels. The proposed method uses the transfer function of a structure-matched filter as an initial solution to synthesize the transfer function of a designed modulator. By using the mapping and scaling techniques, 4 to 6 dB larger on SNR, two to three times greater on the range of maximum dc input level, and ten of 1000 times smaller on coefficient ratio than that of the conventional methods and structures are obtained by the proposed architecture and method. Simulation results show that a minimum of 110-dB SNR is attained for modulators with order higher than four, as tested over a 20-kHz audio bandwidth at a sampling rate 2.56 MHz.

AB - In this paper, a generic multiple-feedback architecture associated with a systematic design method is proposed for the design of high-order Σ-Δ modulators. The goal of this approach is to determine the values of loop coefficients of a designed modulator with limited coefficient ratios for easy integrated-circuit implementation, while achieving high signal-to-noise ratio (SNR) and a wide range of maximum dc input levels. The proposed method uses the transfer function of a structure-matched filter as an initial solution to synthesize the transfer function of a designed modulator. By using the mapping and scaling techniques, 4 to 6 dB larger on SNR, two to three times greater on the range of maximum dc input level, and ten of 1000 times smaller on coefficient ratio than that of the conventional methods and structures are obtained by the proposed architecture and method. Simulation results show that a minimum of 110-dB SNR is attained for modulators with order higher than four, as tested over a 20-kHz audio bandwidth at a sampling rate 2.56 MHz.

UR - http://www.scopus.com/inward/record.url?scp=0036663393&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036663393&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2002.804497

DO - 10.1109/TCSII.2002.804497

M3 - Article

AN - SCOPUS:0036663393

VL - 49

SP - 465

EP - 473

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 7

ER -