A direct digital frequency synthesizer based on ROM free algorithm

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper. The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification. The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0.18μm technology is adopted in the cell-based library implementation. The simulated power efficiency is 0.041 mW/MHz averaged for 0.18μm technology. The gate count is about 5384 calculated using the design compiler. The maximum clock frequency can reach to 225 MHz.

Original languageEnglish
Pages (from-to)1068-1072
Number of pages5
JournalAEU - International Journal of Electronics and Communications
Volume64
Issue number11
DOIs
Publication statusPublished - 2010 Nov 1

Fingerprint

Frequency synthesizers
ROM
Field programmable gate arrays (FPGA)
Adders
Clocks

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{6c7d50bfc0c040119d15a6a1a6e3ca77,
title = "A direct digital frequency synthesizer based on ROM free algorithm",
abstract = "An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper. The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification. The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0.18μm technology is adopted in the cell-based library implementation. The simulated power efficiency is 0.041 mW/MHz averaged for 0.18μm technology. The gate count is about 5384 calculated using the design compiler. The maximum clock frequency can reach to 225 MHz.",
author = "Shu-chung Yi",
year = "2010",
month = "11",
day = "1",
doi = "10.1016/j.aeue.2009.08.006",
language = "English",
volume = "64",
pages = "1068--1072",
journal = "AEU - International Journal of Electronics and Communications",
issn = "1434-8411",
publisher = "Urban und Fischer Verlag Jena",
number = "11",

}

A direct digital frequency synthesizer based on ROM free algorithm. / Yi, Shu-chung.

In: AEU - International Journal of Electronics and Communications, Vol. 64, No. 11, 01.11.2010, p. 1068-1072.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A direct digital frequency synthesizer based on ROM free algorithm

AU - Yi, Shu-chung

PY - 2010/11/1

Y1 - 2010/11/1

N2 - An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper. The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification. The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0.18μm technology is adopted in the cell-based library implementation. The simulated power efficiency is 0.041 mW/MHz averaged for 0.18μm technology. The gate count is about 5384 calculated using the design compiler. The maximum clock frequency can reach to 225 MHz.

AB - An ROM free quadrature direct digital frequency synthesizer (DDFS) was proposed in this paper. The proposed DDFS mainly consists of two adders and two multipliers to generate quadrature outputs. The proposed DDFS was implemented in both cell-base library and ALTERA Stratix EP1S40F780C5 FPGA board for verification. The spurious-free dynamic range (SFDR) measured from FPGA board is about 84 dBc on average. The TSMC 0.18μm technology is adopted in the cell-based library implementation. The simulated power efficiency is 0.041 mW/MHz averaged for 0.18μm technology. The gate count is about 5384 calculated using the design compiler. The maximum clock frequency can reach to 225 MHz.

UR - http://www.scopus.com/inward/record.url?scp=77957260989&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77957260989&partnerID=8YFLogxK

U2 - 10.1016/j.aeue.2009.08.006

DO - 10.1016/j.aeue.2009.08.006

M3 - Article

AN - SCOPUS:77957260989

VL - 64

SP - 1068

EP - 1072

JO - AEU - International Journal of Electronics and Communications

JF - AEU - International Journal of Electronics and Communications

SN - 1434-8411

IS - 11

ER -