A current-path based placement methodology for analog IC layout design

Zhi Ming Lin, Mei Yuan Liao, Kuei Chen Huang

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

In this paper, we present a transistor placement methodology for CMOS analog integrated circuit that leads the subsequent phase to conform to analog layout constraints, such as: matching, symmetry, signal coupling and geometric constraints such as: cell aspect ratio (or cell height), and user-defined cell input/output pin locations. This placement methodology bases on the characteristics of current-paths and the layout constraints can help us to obtain better performance, that is guaranteed by experimental results.

Original languageEnglish
Title of host publicationAdvances in Physics, Electronics and Signal Processing Applications
PublisherWorld Scientific and Engineering Academy and Society
Pages94-97
Number of pages4
ISBN (Print)9608052173
Publication statusPublished - 2000 Dec 1

Fingerprint

CMOS integrated circuits
Aspect ratio
Transistors
Analog integrated circuits

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Lin, Z. M., Liao, M. Y., & Huang, K. C. (2000). A current-path based placement methodology for analog IC layout design. In Advances in Physics, Electronics and Signal Processing Applications (pp. 94-97). World Scientific and Engineering Academy and Society.
Lin, Zhi Ming ; Liao, Mei Yuan ; Huang, Kuei Chen. / A current-path based placement methodology for analog IC layout design. Advances in Physics, Electronics and Signal Processing Applications. World Scientific and Engineering Academy and Society, 2000. pp. 94-97
@inbook{6316503f5cb249f6abb30b4daba2b57b,
title = "A current-path based placement methodology for analog IC layout design",
abstract = "In this paper, we present a transistor placement methodology for CMOS analog integrated circuit that leads the subsequent phase to conform to analog layout constraints, such as: matching, symmetry, signal coupling and geometric constraints such as: cell aspect ratio (or cell height), and user-defined cell input/output pin locations. This placement methodology bases on the characteristics of current-paths and the layout constraints can help us to obtain better performance, that is guaranteed by experimental results.",
author = "Lin, {Zhi Ming} and Liao, {Mei Yuan} and Huang, {Kuei Chen}",
year = "2000",
month = "12",
day = "1",
language = "English",
isbn = "9608052173",
pages = "94--97",
booktitle = "Advances in Physics, Electronics and Signal Processing Applications",
publisher = "World Scientific and Engineering Academy and Society",
address = "Greece",

}

Lin, ZM, Liao, MY & Huang, KC 2000, A current-path based placement methodology for analog IC layout design. in Advances in Physics, Electronics and Signal Processing Applications. World Scientific and Engineering Academy and Society, pp. 94-97.

A current-path based placement methodology for analog IC layout design. / Lin, Zhi Ming; Liao, Mei Yuan; Huang, Kuei Chen.

Advances in Physics, Electronics and Signal Processing Applications. World Scientific and Engineering Academy and Society, 2000. p. 94-97.

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - A current-path based placement methodology for analog IC layout design

AU - Lin, Zhi Ming

AU - Liao, Mei Yuan

AU - Huang, Kuei Chen

PY - 2000/12/1

Y1 - 2000/12/1

N2 - In this paper, we present a transistor placement methodology for CMOS analog integrated circuit that leads the subsequent phase to conform to analog layout constraints, such as: matching, symmetry, signal coupling and geometric constraints such as: cell aspect ratio (or cell height), and user-defined cell input/output pin locations. This placement methodology bases on the characteristics of current-paths and the layout constraints can help us to obtain better performance, that is guaranteed by experimental results.

AB - In this paper, we present a transistor placement methodology for CMOS analog integrated circuit that leads the subsequent phase to conform to analog layout constraints, such as: matching, symmetry, signal coupling and geometric constraints such as: cell aspect ratio (or cell height), and user-defined cell input/output pin locations. This placement methodology bases on the characteristics of current-paths and the layout constraints can help us to obtain better performance, that is guaranteed by experimental results.

UR - http://www.scopus.com/inward/record.url?scp=4944225486&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4944225486&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:4944225486

SN - 9608052173

SP - 94

EP - 97

BT - Advances in Physics, Electronics and Signal Processing Applications

PB - World Scientific and Engineering Academy and Society

ER -

Lin ZM, Liao MY, Huang KC. A current-path based placement methodology for analog IC layout design. In Advances in Physics, Electronics and Signal Processing Applications. World Scientific and Engineering Academy and Society. 2000. p. 94-97