A current-path based placement methodology for analog IC layout design

Zhi Ming Lin, Mei Yuan Liao, Kuei Chen Huang

Research output: Chapter in Book/Report/Conference proceedingChapter


In this paper, we present a transistor placement methodology for CMOS analog integrated circuit that leads the subsequent phase to conform to analog layout constraints, such as: matching, symmetry, signal coupling and geometric constraints such as: cell aspect ratio (or cell height), and user-defined cell input/output pin locations. This placement methodology bases on the characteristics of current-paths and the layout constraints can help us to obtain better performance, that is guaranteed by experimental results.

Original languageEnglish
Title of host publicationAdvances in Physics, Electronics and Signal Processing Applications
PublisherWorld Scientific and Engineering Academy and Society
Number of pages4
ISBN (Print)9608052173
Publication statusPublished - 2000 Dec 1

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'A current-path based placement methodology for analog IC layout design'. Together they form a unique fingerprint.

Cite this