A conditional isolation technique for low-energy and high-performance wide domino gates

How Rern Lin, Wei Hao Chiu, Tsung-Yi Wu

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fanin domino OR gates with 0.18 μm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.

Original languageEnglish
Pages (from-to)386-390
Number of pages5
JournalIEICE Transactions on Electronics
VolumeE92-C
Issue number4
DOIs
Publication statusPublished - 2009 Jan 1

Fingerprint

Leakage currents
Oxides
Time delay
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

@article{4ac79f8f919e4be9a5f44412329cd781,
title = "A conditional isolation technique for low-energy and high-performance wide domino gates",
abstract = "A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fanin domino OR gates with 0.18 μm process technology show that the proposed technique achieves reduction on total static power by 36{\%}, dynamic power by 49.14{\%}, and delay time by 60.27{\%} compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14{\%} improvement on leakage tolerance.",
author = "Lin, {How Rern} and Chiu, {Wei Hao} and Tsung-Yi Wu",
year = "2009",
month = "1",
day = "1",
doi = "10.1587/transele.E92.C.386",
language = "English",
volume = "E92-C",
pages = "386--390",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

A conditional isolation technique for low-energy and high-performance wide domino gates. / Lin, How Rern; Chiu, Wei Hao; Wu, Tsung-Yi.

In: IEICE Transactions on Electronics, Vol. E92-C, No. 4, 01.01.2009, p. 386-390.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A conditional isolation technique for low-energy and high-performance wide domino gates

AU - Lin, How Rern

AU - Chiu, Wei Hao

AU - Wu, Tsung-Yi

PY - 2009/1/1

Y1 - 2009/1/1

N2 - A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fanin domino OR gates with 0.18 μm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.

AB - A new conditional isolation technique (CI-Domino) in domino logic is proposed for wide domino gates. This technique can not only reduce the subthreshold and gate oxide leakage currents simultaneously without sacrificing circuit performance, but also it can be utilized to speed up the evaluation time of domino gate. Simulations on high fanin domino OR gates with 0.18 μm process technology show that the proposed technique achieves reduction on total static power by 36%, dynamic power by 49.14%, and delay time by 60.27% compared to the conventional domino gate. Meanwhile, the proposed technique also gains about 48.14% improvement on leakage tolerance.

UR - http://www.scopus.com/inward/record.url?scp=77950429611&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950429611&partnerID=8YFLogxK

U2 - 10.1587/transele.E92.C.386

DO - 10.1587/transele.E92.C.386

M3 - Article

AN - SCOPUS:77950429611

VL - E92-C

SP - 386

EP - 390

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -